iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
...
* \| \| \| \| \| \| \| \|	Merge pull request #942 from YosysHQ/clifford/fix931	Clifford Wolf	2019-04-20	2	-5/+63
\|\ \ \ \ \ \ \ \ \ \| \|_\|/ / / / / / / \|/\| \| \| \| \| \| \| \|
\| * \| \| \| \| \| \| \|	Improve proc full_case detection and handling, fixes #931	Clifford Wolf	2019-04-18	2	-5/+63
\| \|/ / / / / / /
* \| \| \| \| \| \| \|	Improve "show" handling of 0/1/X/Z padding	Clifford Wolf	2019-04-20	1	-2/+21
* \| \| \| \| \| \| \|	Change "ne" to "neq" in btor2 output	Clifford Wolf	2019-04-19	1	-1/+1
* \| \| \| \| \| \| \|	Add tests/aiger/.gitignore	Clifford Wolf	2019-04-19	1	-0/+2
* \| \| \| \| \| \| \|	Spelling fixes	Eddie Hung	2019-04-19	1	-2/+2
* \| \| \| \| \| \| \|	Update to ABC 3709744	Clifford Wolf	2019-04-18	1	-1/+1
* \| \| \| \| \| \| \|	Merge pull request #917 from YosysHQ/eddie/fix_retime	Eddie Hung	2019-04-18	4	-38/+46
\|\ \ \ \ \ \ \ \ \| \|/ / / / / / / \|/\| \| \| \| \| \| \|
\| * \| \| \| \| \| \|	Fix abc's remap_name to not ignore [^0-9] when extracting sid	Eddie Hung	2019-04-18	1	-12/+16
\| * \| \| \| \| \| \|	ABC to call retime all the time	Eddie Hung	2019-04-18	1	-15/+11
\| * \| \| \| \| \| \|	Revert "synth_* with -retime option now calls abc with -D 1 as well"	Eddie Hung	2019-04-18	11	-15/+15
\| * \| \| \| \| \| \|	Merge branch 'master' into eddie/fix_retime	Eddie Hung	2019-04-18	7	-75/+72
\| \|\ \ \ \ \ \ \ \| \|/ / / / / / / \|/\| \| \| \| \| \| \|
* \| \| \| \| \| \| \|	Update to ABC d1b6413	Clifford Wolf	2019-04-17	1	-1/+1
* \| \| \| \| \| \| \|	Merge pull request #939 from YosysHQ/revert895	Eddie Hung	2019-04-16	1	-28/+0
\|\ \ \ \ \ \ \ \
\| * \| \| \| \| \| \| \|	Revert #895	Eddie Hung	2019-04-16	1	-28/+0
\|/ / / / / / / /
* \| \| \| \| \| \| \|	Merge pull request #937 from YosysHQ/revert-932-eddie/fixdlatch	Eddie Hung	2019-04-15	2	-4/+3
\|\ \ \ \ \ \ \ \
\| * \| \| \| \| \| \| \|	Revert "Recognise default entry in case even if all cases covered (fix for #9...	Eddie Hung	2019-04-15	2	-4/+3
\|/ / / / / / / /
* \| \| \| \| \| \| \|	Merge pull request #936 from YosysHQ/README-fix-quotes	Eddie Hung	2019-04-15	1	-2/+2
\|\ \ \ \ \ \ \ \ \| \|_\|_\|_\|_\|/ / / \|/\| \| \| \| \| \| \|
\| * \| \| \| \| \| \|	README: fix some incorrect quoting.	whitequark	2019-04-15	1	-2/+2
\|/ / / / / / /
* \| \| \| \| \| \|	Merge pull request #928 from litghost/add_xc7_sim_models	Eddie Hung	2019-04-12	3	-41/+60
\|\ \ \ \ \ \ \
\| * \| \| \| \| \| \|	Remove BUFGCTRL, BUFHCE and LUT6_2 from cells_xtra.	Keith Rothman	2019-04-12	3	-52/+14
\| * \| \| \| \| \| \|	Fix LUT6_2 definition.	Keith Rothman	2019-04-09	1	-3/+3
\| * \| \| \| \| \| \|	Add additional cells sim models for core 7-series primatives.	Keith Rothman	2019-04-09	1	-0/+57
* \| \| \| \| \| \| \|	Merge pull request #933 from dh73/master	Clifford Wolf	2019-04-12	1	-3/+9
\|\ \ \ \ \ \ \ \
\| * \| \| \| \| \| \| \|	Fixing issues in CycloneV cell sim	Diego	2019-04-11	1	-3/+9
\| \|/ / / / / / /
* \| \| \| \| \| \| \|	Merge pull request #932 from YosysHQ/eddie/fixdlatch	Clifford Wolf	2019-04-12	2	-3/+4
\|\ \ \ \ \ \ \ \ \| \|/ / / / / / / \|/\| \| \| \| \| \| \|
\| * \| \| \| \| \| \|	Add default entry to testcase	Eddie Hung	2019-04-11	1	-2/+3
\| * \| \| \| \| \| \|	Recognise default entry in case even if all cases covered (#931)	Eddie Hung	2019-04-11	1	-1/+1
\|/ / / / / / /
\| * \| \| \| \| \|	synth_* with -retime option now calls abc with -D 1 as well	Eddie Hung	2019-04-10	11	-15/+15
\| * \| \| \| \| \|	Revert "abc -dff now implies "-D 0" otherwise retiming doesn't happen"	Eddie Hung	2019-04-10	1	-2/+0
\| * \| \| \| \| \|	Revert ""&nf -D 0" fails => use "-D 1" instead"	Eddie Hung	2019-04-10	1	-1/+1
\| * \| \| \| \| \|	Merge remote-tracking branch 'origin/master' into eddie/fix_retime	Eddie Hung	2019-04-10	2	-4/+5
\| \|\ \ \ \ \ \ \| \|/ / / / / / \|/\| \| \| \| \| \|
* \| \| \| \| \| \|	Fix a few typos	Eddie Hung	2019-04-08	1	-3/+3
* \| \| \| \| \| \|	Merge pull request #919 from YosysHQ/multiport_transp	Clifford Wolf	2019-04-08	1	-1/+2
\|\ \ \ \ \ \ \
\| * \| \| \| \| \| \|	memory_bram: Fix multiport make_transp	David Shah	2019-04-07	1	-1/+2
\|/ / / / / / /
\| * \| \| \| \| \|	Add retime test	Eddie Hung	2019-04-05	1	-0/+6
\| * \| \| \| \| \|	Fix S0 -> S1	Eddie Hung	2019-04-05	1	-1/+1
\| * \| \| \| \| \|	Move techamp t:$_DFF_?N? to before abc call	Eddie Hung	2019-04-05	1	-2/+2
\| * \| \| \| \| \|	Retry	Eddie Hung	2019-04-05	1	-1/+1
\| * \| \| \| \| \|	"&nf -D 0" fails => use "-D 1" instead	Eddie Hung	2019-04-05	1	-1/+1
\| * \| \| \| \| \|	Resolve @daveshah1 comment, update synth_xilinx help	Eddie Hung	2019-04-05	2	-7/+9
\| * \| \| \| \| \|	synth_xilinx to techmap FFs after abc call, otherwise -retime fails	Eddie Hung	2019-04-05	1	-3/+3
\| * \| \| \| \| \|	abc -dff now implies "-D 0" otherwise retiming doesn't happen	Eddie Hung	2019-04-05	1	-0/+2
\|/ / / / / /
* \| \| \| \| \|	Add "read_ilang -lib"	Clifford Wolf	2019-04-05	5	-3/+39
* \| \| \| \| \|	Added missing argument checking to "mutate" command	Clifford Wolf	2019-04-04	1	-0/+32
\| \|_\|/ / / \|/\| \| \| \|
* \| \| \| \|	Merge pull request #913 from smunaut/fix_proc_mux	Eddie Hung	2019-04-03	1	-1/+1
\|\ \ \ \ \
\| * \| \| \| \|	proc_mux: Fix crash when trying to optimize non-existant mux to shiftx	Sylvain Munaut	2019-04-03	1	-1/+1
\|/ / / / /
* \| \| \| \|	Merge pull request #912 from YosysHQ/bram_addr_en	Clifford Wolf	2019-04-03	1	-0/+2
\|\ \ \ \ \
\| * \| \| \| \|	memory_bram: Consider read enable for address expansion register	David Shah	2019-04-02	1	-0/+2
\| \| \|/ / / \| \|/\| \| \|
* \| \| \| \|	Merge pull request #910 from ucb-bar/memupdates	Clifford Wolf	2019-04-03	1	-30/+173
\|\ \ \ \ \ \| \|/ / / / \|/\| \| \| \|