| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Merge automatic and manual code changes for new cell connections API | Clifford Wolf | 2014-07-26 | 61 | -1201/+1247 |
| |\ | |||||
| | * | Manual fixes for new cell connections API | Clifford Wolf | 2014-07-26 | 36 | -123/+169 |
| | | | |||||
| | * | Changed users of cell->connections_ to the new API (sed command) | Clifford Wolf | 2014-07-26 | 61 | -1201/+1201 |
| |/ | | | | | | | | | git grep -l 'connections_' | xargs sed -i -r -e ' s/(->|\.)connections_\["([^"]*)"\] = (.*);/\1set("\2", \3);/g; s/(->|\.)connections_\["([^"]*)"\]/\1get("\2")/g; s/(->|\.)connections_.at\("([^"]*)"\)/\1get("\2")/g; s/(->|\.)connections_.push_back/\1connect/g; s/(->|\.)connections_/\1connections()/g;' | ||||
| * | Added some missing "const" in rtlil.h | Clifford Wolf | 2014-07-26 | 2 | -9/+9 |
| | | |||||
| * | Added RTLIL::Module::connections() | Clifford Wolf | 2014-07-26 | 2 | -0/+6 |
| | | |||||
| * | Added RTLIL::Module::connect(const RTLIL::SigSig&) | Clifford Wolf | 2014-07-26 | 2 | -0/+6 |
| | | |||||
| * | Use "wget -N" in tests/vloghtb/run-test.sh | Clifford Wolf | 2014-07-26 | 1 | -2/+2 |
| | | |||||
| * | Added "passed" message to make test targets | Clifford Wolf | 2014-07-26 | 1 | -0/+9 |
| | | |||||
| * | Automatically pack SigSpec on copy/assign | Clifford Wolf | 2014-07-26 | 2 | -17/+63 |
| | | |||||
| * | Added new RTLIL::Cell port access methods | Clifford Wolf | 2014-07-26 | 2 | -0/+71 |
| | | |||||
| * | Renamed RTLIL::{Module,Cell}::connections to connections_ | Clifford Wolf | 2014-07-26 | 62 | -1213/+1234 |
| | | |||||
| * | Cosmetic fixes for "make abc" | Clifford Wolf | 2014-07-26 | 1 | -2/+3 |
| | | |||||
| * | Added "Checklist for adding internal cell types" | Clifford Wolf | 2014-07-26 | 1 | -2/+26 |
| | | |||||
| * | Added copy-constructor-like module->addCell(name, other) method | Clifford Wolf | 2014-07-26 | 4 | -20/+17 |
| | | |||||
| * | Use only module->addCell() and module->remove() to create and delete cells | Clifford Wolf | 2014-07-25 | 35 | -582/+259 |
| | | |||||
| * | Various RTLIL::SigSpec related code cleanups | Clifford Wolf | 2014-07-25 | 4 | -47/+55 |
| | | |||||
| * | Added RTLIL::SigSpec is_chunk()/as_chunk() API | Clifford Wolf | 2014-07-25 | 2 | -0/+20 |
| | | |||||
| * | Added "make vgtest" | Clifford Wolf | 2014-07-25 | 1 | -0/+5 |
| | | |||||
| * | Fixed two memory leaks in ast simplify | Clifford Wolf | 2014-07-25 | 1 | -1/+6 |
| | | |||||
| * | Renamed some of the test cases in tests/simple to avoid name collisions | Clifford Wolf | 2014-07-25 | 15 | -30/+30 |
| | | |||||
| * | Fixed memory corruption in "opt_reduce" pass | Clifford Wolf | 2014-07-25 | 1 | -5/+7 |
| | | |||||
| * | Disabled cover() for non-linux builds | Clifford Wolf | 2014-07-25 | 3 | -4/+8 |
| | | |||||
| * | Added more stuff to checklist | Clifford Wolf | 2014-07-25 | 1 | -0/+4 |
| | | |||||
| * | Updated verific build/test instructions | Clifford Wolf | 2014-07-25 | 2 | -13/+11 |
| | | |||||
| * | Improvements in "cover" command | Clifford Wolf | 2014-07-25 | 1 | -11/+37 |
| | | |||||
| * | Removed Minisat dependency on zlib | Clifford Wolf | 2014-07-25 | 5 | -13/+43 |
| | | |||||
| * | Added more stuff to the checklist | Clifford Wolf | 2014-07-25 | 1 | -1/+13 |
| | | |||||
| * | Fixed typo in cover id | Clifford Wolf | 2014-07-25 | 1 | -1/+1 |
| | | |||||
| * | Added "make clean-abc" | Clifford Wolf | 2014-07-25 | 1 | -0/+4 |
| | | |||||
| * | Further improved "make" prettiness | Clifford Wolf | 2014-07-25 | 1 | -5/+10 |
| | | |||||
| * | Replaced more old SigChunk programming patterns | Clifford Wolf | 2014-07-24 | 17 | -104/+101 |
| | | |||||
| * | Updated ABC to hg id "b1e63d18768d" | Clifford Wolf | 2014-07-24 | 1 | -1/+1 |
| | | |||||
| * | Added cover() calls to opt_const | Clifford Wolf | 2014-07-24 | 1 | -9/+45 |
| | | |||||
| * | Added cover_list() API | Clifford Wolf | 2014-07-24 | 2 | -2/+46 |
| | | |||||
| * | Added "make SMALL=1" | Clifford Wolf | 2014-07-24 | 2 | -1/+30 |
| | | |||||
| * | Now "make PRETTY=1" is the default setting | Clifford Wolf | 2014-07-24 | 1 | -5/+7 |
| | | |||||
| * | Added percentage display to "make PRETTY=1" | Clifford Wolf | 2014-07-24 | 1 | -1/+3 |
| | | |||||
| * | Added "make PRETTY=1" | Clifford Wolf | 2014-07-24 | 6 | -36/+54 |
| | | |||||
| * | Added "cover" command | Clifford Wolf | 2014-07-24 | 8 | -34/+175 |
| | | |||||
| * | Some improvements in SigSpec packing/unpacking and checking | Clifford Wolf | 2014-07-24 | 1 | -8/+29 |
| | | |||||
| * | Now using a dedicated ELF section for all coverage counters | Clifford Wolf | 2014-07-24 | 3 | -26/+21 |
| | | |||||
| * | Small changes regarding cover() and check() in SigSpec | Clifford Wolf | 2014-07-24 | 2 | -10/+9 |
| | | |||||
| * | Renamed RELEASE_CHECKLIST -> CHECKLIST | Clifford Wolf | 2014-07-24 | 1 | -0/+5 |
| | | |||||
| * | Added support for YOSYS_COVER_FILE env variable | Clifford Wolf | 2014-07-24 | 2 | -3/+12 |
| | | |||||
| * | Added cover() calls to RTLIL::SigSpec methods | Clifford Wolf | 2014-07-24 | 1 | -5/+93 |
| | | |||||
| * | Added support for YOSYS_COVER_DIR env variable | Clifford Wolf | 2014-07-24 | 1 | -0/+26 |
| | | |||||
| * | Added cover() API | Clifford Wolf | 2014-07-24 | 2 | -0/+35 |
| | | |||||
| * | Added RELEASE_CHECKLIST | Clifford Wolf | 2014-07-24 | 1 | -0/+87 |
| | | |||||
| * | Added "make config-gcc-4.7" | Clifford Wolf | 2014-07-24 | 1 | -0/+9 |
| | | |||||
| * | Added "make vloghtb" | Clifford Wolf | 2014-07-24 | 1 | -0/+3 |
| | | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |