aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* | Made "cover" a compile-time option (disabled by default)Clifford Wolf2014-11-065-6/+10
* | Removed QMAKE variable from MakefileClifford Wolf2014-11-051-2/+0
* | Added "abc" label in synth scriptClifford Wolf2014-10-311-6/+12
* | Added "opt -full" alias for all more aggressive optimizationsClifford Wolf2014-10-314-9/+35
* | Fixed parsing of "module mymod #( parameter foo = 1, bar = 2 ..."Clifford Wolf2014-10-301-4/+5
* | Improved nomem2reg documentationClifford Wolf2014-10-301-1/+4
* | Added support for empty lines to here documentsClifford Wolf2014-10-291-2/+2
* | AST simplifier: optimize constant AST_CASE nodes before recursively descendingClifford Wolf2014-10-291-31/+35
* | Added support for task and function args in parenthesesClifford Wolf2014-10-272-7/+80
* | Improvements in $readmem[bh] implementationClifford Wolf2014-10-261-8/+13
* | Added support for $readmemh/$readmembClifford Wolf2014-10-264-2/+114
* | Fixed constant "cond ? string1 : string2" with strings of different sizeClifford Wolf2014-10-251-0/+2
* | Re-introduced Yosys::readsome() helper functionClifford Wolf2014-10-236-21/+25
* | minor indenting correctionsClifford Wolf2014-10-191-2/+2
* | Merge pull request #40 from parvizp/compile_mac_10.9.2Clifford Wolf2014-10-192-0/+8
|\ \
| * | Builds on Mac 10.9.2 with LLVM 3.5.Parviz Palangpour2014-10-192-0/+8
* | | Improved new_id() for win32Clifford Wolf2014-10-181-4/+12
* | | Also look for yosys-abc in parent dir on win32Clifford Wolf2014-10-181-0/+5
* | | Various improvements to version reporting on win32Clifford Wolf2014-10-183-11/+23
* | | Disabled READLINE in MXE cross buildClifford Wolf2014-10-181-0/+1
* | | Fixed typo in test_cellClifford Wolf2014-10-181-1/+1
* | | Fixed shell prompt and proc_self_dirname() for win32Clifford Wolf2014-10-181-6/+24
|/ /
* | Fixed various VS warningsClifford Wolf2014-10-188-14/+14
* | Create vcxsrc in mxe build "make dist"Clifford Wolf2014-10-184-33/+78
* | Moved yosys-config.in to misc/Clifford Wolf2014-10-182-2/+2
* | Added notes regarding building in VSClifford Wolf2014-10-172-3/+38
* | Added vcxproj_files.txt to MXE "make dist"Clifford Wolf2014-10-171-5/+7
* | More win32 (mxe and vs) build fixesClifford Wolf2014-10-175-25/+86
* | Various win32 / vs build fixesClifford Wolf2014-10-178-23/+28
* | Added genfiles.zip to MXE "make dist"Clifford Wolf2014-10-172-2/+4
* | Various MXE build fixesClifford Wolf2014-10-174-13/+28
* | Header changes so it will compile on VSWilliam Speirs2014-10-1710-17/+79
* | Wrapped math in int constructorWilliam Speirs2014-10-171-1/+1
* | Fixed a few VS warningsClifford Wolf2014-10-173-3/+3
* | Don't be too smart with $dff cells with "init" attribute on out signalClifford Wolf2014-10-161-1/+1
* | Some cleanups in opt_cleanClifford Wolf2014-10-161-16/+9
* | Print "SystemVerilog" in "read_verilog -sv" log messagesClifford Wolf2014-10-161-1/+1
* | Fixed RTLIL::SigSpec::parse() for out-of-range bit- and part-selectsClifford Wolf2014-10-161-1/+8
* | Fixed handling of invalid array access in mem2reg codeClifford Wolf2014-10-162-3/+15
* | Replaced log_assert() do { ... } while (0) hack with a static inline functionClifford Wolf2014-10-151-1/+5
* | Fixed gcc warningClifford Wolf2014-10-151-1/+2
* | Fixed MXE buildClifford Wolf2014-10-152-3/+3
* | Merge branch 'win32'Clifford Wolf2014-10-1518-71/+105
|\ \
| * | Check for _YOSYS_ in yosys.hClifford Wolf2014-10-151-0/+6
| * | Updated .gitignore file for ilang and verilog frontendsClifford Wolf2014-10-152-8/+8
| * | Replaced readsome() with read() and gcount()Clifford Wolf2014-10-154-23/+11
| * | A few indent fixesClifford Wolf2014-10-153-4/+4
| * | Changed from "and" to "&&"William Speirs2014-10-151-1/+1
| * | Changed to explicit heap allocated memoryWilliam Speirs2014-10-151-1/+4
| * | Wrapped init in std::set constructorWilliam Speirs2014-10-151-2/+2