| Commit message (Expand) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | | | | Merge pull request #1207 from ZirconiumX/intel_new_pass_names | David Shah | 2019-07-18 | 1 | -4/+4 | |
| |\ \ \ \ | |/ / / |/| | | | ||||||
| | * | | | synth_intel: rename for consistency with #1184 | Dan Ravensloft | 2019-07-18 | 1 | -4/+4 | |
| |/ / / | ||||||
| * | | | Merge pull request #1184 from whitequark/synth-better-labels | Clifford Wolf | 2019-07-18 | 5 | -17/+21 | |
| |\ \ \ | ||||||
| | * | | | synth_ecp5: rename dram to lutram everywhere. | whitequark | 2019-07-16 | 4 | -13/+13 | |
| | * | | | synth_{ice40,ecp5}: more sensible pass label naming. | whitequark | 2019-07-16 | 2 | -5/+9 | |
| * | | | | Merge pull request #1203 from whitequark/write_verilog-zero-width-values | Clifford Wolf | 2019-07-18 | 1 | -1/+2 | |
| |\ \ \ \ | ||||||
| | * | | | | write_verilog: dump zero width constants correctly. | whitequark | 2019-07-16 | 1 | -1/+2 | |
| * | | | | | Remove old $pmux_safe code from write_verilog | Clifford Wolf | 2019-07-17 | 1 | -5/+4 | |
| * | | | | | Merge pull request #1204 from smunaut/fix_1187 | David Shah | 2019-07-17 | 2 | -4/+4 | |
| |\ \ \ \ \ | |/ / / / |/| | | | | ||||||
| | * | | | | ice40: Adapt the relut process passes to the new $lut <=> SB_LUT4 port map | Sylvain Munaut | 2019-07-16 | 2 | -4/+4 | |
| | | |/ / | |/| | | ||||||
| * | | | | Merge pull request #1202 from YosysHQ/cmp2lut_lut6 | Eddie Hung | 2019-07-16 | 4 | -24/+37 | |
| |\ \ \ \ | |/ / / |/| | | | ||||||
| | * | | | gen_lut to return correctly sized LUT mask | Eddie Hung | 2019-07-16 | 1 | -1/+1 | |
| | * | | | Forgot to commit | Eddie Hung | 2019-07-16 | 1 | -0/+7 | |
| | * | | | Add tests for cmp2lut on LUT6 | Eddie Hung | 2019-07-16 | 2 | -23/+29 | |
| |/ / / | ||||||
| * | | | Merge pull request #1188 from YosysHQ/eddie/abc9_push_inverters | Eddie Hung | 2019-07-16 | 2 | -45/+128 | |
| |\ \ \ | ||||||
| | * | | | Add comment | Eddie Hung | 2019-07-13 | 1 | -0/+5 | |
| | * | | | Update test with more accurate LUT mask | Eddie Hung | 2019-07-12 | 1 | -1/+1 | |
| | * | | | duplicate -> clone | Eddie Hung | 2019-07-12 | 1 | -3/+3 | |
| | * | | | More cleanup | Eddie Hung | 2019-07-12 | 1 | -8/+2 | |
| | * | | | Cleanup | Eddie Hung | 2019-07-12 | 1 | -29/+51 | |
| | * | | | Cleanup | Eddie Hung | 2019-07-12 | 1 | -10/+4 | |
| | * | | | Cleanup | Eddie Hung | 2019-07-12 | 1 | -15/+24 | |
| | * | | | More cleanup | Eddie Hung | 2019-07-12 | 1 | -11/+10 | |
| | * | | | Cleanup | Eddie Hung | 2019-07-12 | 1 | -46/+16 | |
| | * | | | Cleanup | Eddie Hung | 2019-07-12 | 1 | -7/+1 | |
| | * | | | Cleanup | Eddie Hung | 2019-07-12 | 1 | -13/+109 | |
| | |/ / | ||||||
| * | | | Merge pull request #1186 from YosysHQ/eddie/abc9_ice40_fix | Eddie Hung | 2019-07-16 | 9 | -31/+122 | |
| |\ \ \ | ||||||
| | * | | | $__ICE40_CARRY_LUT4 -> $__ICE40_FULL_ADDER as per @whitequark | Eddie Hung | 2019-07-15 | 7 | -8/+8 | |
| | * | | | ice40_opt to $__ICE40_CARRY_LUT4 into $lut not SB_LUT | Eddie Hung | 2019-07-13 | 1 | -9/+7 | |
| | * | | | Do not double count cells in abc | Eddie Hung | 2019-07-12 | 1 | -2/+2 | |
| | * | | | Use Const::from_string() not its constructor... | Eddie Hung | 2019-07-12 | 1 | -1/+1 | |
| | * | | | Off by one | Eddie Hung | 2019-07-12 | 1 | -1/+1 | |
| | * | | | Fix spacing | Eddie Hung | 2019-07-12 | 1 | -1/+1 | |
| | * | | | Remove double push | Eddie Hung | 2019-07-12 | 1 | -1/+0 | |
| | * | | | Map to and from this box if -abc9 | Eddie Hung | 2019-07-12 | 1 | -2/+3 | |
| | * | | | ice40_opt to handle this box and opt back to SB_LUT4 | Eddie Hung | 2019-07-12 | 1 | -0/+48 | |
| | * | | | Add new box to cells_sim.v | Eddie Hung | 2019-07-12 | 1 | -2/+25 | |
| | * | | | _ABC macro will map and unmap to this new box | Eddie Hung | 2019-07-12 | 2 | -0/+34 | |
| | * | | | Combine SB_CARRY+SB_LUT into one $__ICE40_CARRY_LUT4 box | Eddie Hung | 2019-07-12 | 3 | -25/+13 | |
| * | | | | Merge pull request #1200 from mmicko/fix_typo_liberty_cc | Clifford Wolf | 2019-07-16 | 1 | -1/+1 | |
| |\ \ \ \ | ||||||
| | * | | | | Fix typo, double "of" | Miodrag Milanovic | 2019-07-16 | 1 | -1/+1 | |
| * | | | | | Merge pull request #1199 from mmicko/extract_fa_fix | Clifford Wolf | 2019-07-16 | 1 | -2/+2 | |
| |\ \ \ \ \ | |/ / / / |/| | | | | ||||||
| | * | | | | Fix check logic in extract_fa | Miodrag Milanovic | 2019-07-16 | 1 | -2/+2 | |
| |/ / / / | ||||||
| * | | | | Merge pull request #1196 from YosysHQ/eddie/fix1178 | Eddie Hung | 2019-07-15 | 1 | -5/+12 | |
| |\ \ \ \ | ||||||
| | * | | | | Revert "Add log_checkpoint function and use it in opt_muxtree" | Eddie Hung | 2019-07-15 | 3 | -9/+0 | |
| | * | | | | Revert "Fix first divergence in #1178" | Eddie Hung | 2019-07-15 | 1 | -5/+1 | |
| | * | | | | Merge branch 'master' into eddie/fix1178 | Eddie Hung | 2019-07-15 | 26 | -93/+1204 | |
| | |\ \ \ \ | ||||||
| | * | | | | | Redesign log_id_cache so that it doesn't keep IdString instances referenced, ... | Clifford Wolf | 2019-07-15 | 1 | -6/+13 | |
| | * | | | | | Add log_checkpoint function and use it in opt_muxtree | Clifford Wolf | 2019-07-15 | 3 | -0/+9 | |
| | * | | | | | Fix first divergence in #1178 | Eddie Hung | 2019-07-09 | 1 | -1/+5 | |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |