aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Merge pull request #1380 from YosysHQ/clifford/fix1372Clifford Wolf2019-09-161-2/+9
|\
| * Fix handling of range selects on loop variables, fixes #1372Clifford Wolf2019-09-161-2/+9
|/
* Merge pull request #1374 from YosysHQ/eddie/fix1371Eddie Hung2019-09-152-5/+25
|\
| * SpacingEddie Hung2019-09-131-1/+1
| * Explicitly order function argumentsEddie Hung2019-09-131-4/+15
| * Use template specialisationEddie Hung2019-09-131-2/+9
| * Revert "SigSet<Cell*> to use stable compare class"Eddie Hung2019-09-135-6/+6
| * GrammarEddie Hung2019-09-121-1/+1
| * static_assert to enforce this going forwardEddie Hung2019-09-121-0/+2
| * SigSet<Cell*> to use stable compare classEddie Hung2019-09-125-6/+6
* | xilinx: Make blackbox library family-dependent.Marcin Kościelnicki2019-09-157-1024/+19252
* | Merge pull request #1377 from YosysHQ/clifford/fixzdigitClifford Wolf2019-09-152-5/+5
|\ \
| * | Fix handling of z_digit "?" and fix optimization of cmp with "z"Clifford Wolf2019-09-132-5/+5
|/ /
* | Merge pull request #1373 from YosysHQ/clifford/fix1364Clifford Wolf2019-09-132-3/+3
|\ \ | |/ |/|
| * Fix lexing of integer literals without radixClifford Wolf2019-09-131-1/+1
| * Fix lexing of integer literals, fixes #1364Clifford Wolf2019-09-122-3/+3
* | Merge pull request #1370 from YosysHQ/dave/equiv_opt_multiclockDavid Shah2019-09-122-1/+23
|\ \ | |/ |/|
| * Add equiv_opt -multiclockDavid Shah2019-09-112-1/+23
* | Add -match-init option to dff2dffs.Marcin Kościelnicki2019-09-113-3/+77
|/
* Merge pull request #1362 from xobs/smtbmc-msvc2-build-fixesDavid Shah2019-09-114-9/+10
|\
| * tests: ice40: fix div_mod SB_LUT4 countSean Cross2019-09-101-1/+1
| * passes: opt_share: don't statically initialize mergeable_type_mapSean Cross2019-09-091-3/+4
| * msys2: launcher: fix warnings and errors under g++Sean Cross2019-09-081-4/+4
| * backends: smt2: use $(CXX) variable for compilerSean Cross2019-09-081-1/+1
* | Bump versionClifford Wolf2019-09-101-1/+1
* | Fix misspellingEddie Hung2019-09-091-1/+1
|/
* synth_xilinx: Support init values on Spartan 6 flip-flops properly.Marcin Kościelnicki2019-09-075-53/+219
* techmap: Add support for extracting init values of portsMarcin Kościelnicki2019-09-073-1/+169
* Merge branch 'master' of github.com:YosysHQ/yosysEddie Hung2019-09-0628-215/+719
|\
| * Merge pull request #1312 from YosysHQ/xaig_arrivalEddie Hung2019-09-0525-196/+657
| |\
| | * Resolve TODO with pin assignments for SRL*Eddie Hung2019-09-041-4/+2
| | * Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-09-046-5/+63
| | |\
| | * | Add commentsEddie Hung2019-09-021-1/+9
| | * | Rename boxEddie Hung2019-09-021-1/+1
| | * | Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-09-027-22/+21
| | |\ \
| | * | | Make abc9 test a bit more interestingEddie Hung2019-08-301-1/+3
| | * | | Recognise built-in types (e.g. $_DFF_*)Eddie Hung2019-08-301-3/+3
| | * | | Remove trailing spaceEddie Hung2019-08-301-2/+2
| | * | | Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-3041-33/+798
| | |\ \ \
| | * \ \ \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-301-1/+1
| | |\ \ \ \
| | * \ \ \ \ Merge branch 'eddie/xilinx_srl' into xaig_arrivalEddie Hung2019-08-301-4/+0
| | |\ \ \ \ \
| | * \ \ \ \ \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-3012-111/+152
| | |\ \ \ \ \ \
| | * | | | | | | Use a dummy box file if none specifiedEddie Hung2019-08-283-3/+10
| | * | | | | | | Comment out SB_MAC16 arrival time for now, need to handle all its modesEddie Hung2019-08-281-1/+1
| | * | | | | | | Add arrival for SB_MAC16.OEddie Hung2019-08-281-0/+1
| | * | | | | | | Add arrival times for UEddie Hung2019-08-281-0/+26
| | * | | | | | | LX -> LPEddie Hung2019-08-281-1/+1
| | * | | | | | | Round not floorEddie Hung2019-08-281-21/+21
| | * | | | | | | Add LP timingsEddie Hung2019-08-281-0/+26
| | * | | | | | | LX -> LPEddie Hung2019-08-281-1/+1