| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Merge pull request #660 from tklam/parse-liberty-detect-ff-latch | Clifford Wolf | 2018-10-17 | 1 | -0/+17 |
| |\ | |||||
| | * | detect ff/latch before processing other nodes | argama | 2018-10-14 | 1 | -0/+17 |
| * | | Merge pull request #663 from aman-goel/master | Clifford Wolf | 2018-10-17 | 1 | -32/+51 |
| |\ \ | |||||
| | * | | Minor update | Aman Goel | 2018-10-15 | 2 | -3/+3 |
| | * | | Update to .smv backend | Aman Goel | 2018-10-01 | 2 | -35/+54 |
| | * | | Merge pull request #4 from YosysHQ/master | Aman Goel | 2018-10-01 | 31 | -107/+529 |
| | |\ \ | |||||
| * | \ \ | Merge pull request #658 from daveshah1/ecp5_bram | Clifford Wolf | 2018-10-17 | 9 | -20/+371 |
| |\ \ \ \ | |||||
| | * | | | | ecp5: Disable LSR inversion | David Shah | 2018-10-16 | 2 | -21/+21 |
| | * | | | | BRAM improvements | David Shah | 2018-10-12 | 1 | -11/+16 |
| | * | | | | ecp5: Adding BRAM maps for all size options | David Shah | 2018-10-10 | 1 | -1/+64 |
| | * | | | | ecp5: First BRAM type maps successfully | David Shah | 2018-10-10 | 8 | -10/+76 |
| | * | | | | ecp5: Script for BRAM IO connections | David Shah | 2018-10-10 | 4 | -64/+115 |
| | * | | | | ecp5: Adding BRAM initialisation and config | David Shah | 2018-10-09 | 5 | -0/+73 |
| | * | | | | ecp5: Add blackbox for DP16KD | David Shah | 2018-10-05 | 1 | -0/+93 |
| * | | | | | Merge pull request #641 from tklam/master | Clifford Wolf | 2018-10-17 | 1 | -0/+69 |
| |\ \ \ \ \ | |||||
| | * | | | | | stop check_signal_in_fanout from traversing FFs | tklam | 2018-10-13 | 1 | -2/+2 |
| | * | | | | | stop check_signal_in_fanout from traversing FFs | tklam | 2018-10-13 | 1 | -1/+12 |
| | * | | | | | Merge branch 'master' of https://github.com/YosysHQ/yosys | tklam | 2018-10-13 | 6 | -17/+61 |
| | |\ \ \ \ \ | | | |_|_|/ | | |/| | | | |||||
| | * | | | | | Merge branch 'master' of https://github.com/YosysHQ/yosys | tklam | 2018-10-03 | 4 | -7/+12 |
| | |\ \ \ \ \ | |||||
| | * | | | | | | fix bug: pass by reference | tklam | 2018-09-26 | 1 | -1/+1 |
| | * | | | | | | Fix issue #639 | TK Lam | 2018-09-26 | 1 | -0/+58 |
| * | | | | | | | Merge pull request #638 from udif/pr_reg_wire_error | Clifford Wolf | 2018-10-17 | 1 | -0/+12 |
| |\ \ \ \ \ \ \ | |||||
| | * | | | | | | | Fixed issue #630 by fixing a minor typo in the previous commit | Udi Finkelstein | 2018-09-25 | 1 | -2/+2 |
| | * | | | | | | | Merge branch 'master' into pr_reg_wire_error | Udi Finkelstein | 2018-09-18 | 226 | -1397/+5434 |
| | |\ \ \ \ \ \ \ | |||||
| | * | | | | | | | | Fixed remaining cases where we check fo wire reg/wire incorrect assignments | Udi Finkelstein | 2018-09-18 | 1 | -0/+12 |
| * | | | | | | | | | We have 2018 now | Clifford Wolf | 2018-10-16 | 2 | -2/+2 |
| * | | | | | | | | | After release is before release | Clifford Wolf | 2018-10-16 | 2 | -1/+9 |
| * | | | | | | | | | Merge branch 'yosys-0.8-rc' | Clifford Wolf | 2018-10-16 | 2 | -141/+1201 |
| |\ \ \ \ \ \ \ \ \ | |_|_|_|_|/ / / / |/| | | | | | | | | |||||
| | * | | | | | | | | Yosys 0.8 | Clifford Wolf | 2018-10-16 | 1 | -1/+1 |
| | * | | | | | | | | Update command reference manual | Clifford Wolf | 2018-10-16 | 1 | -140/+1200 |
| * | | | | | | | | | Improve Verific importer blackbox handling | Clifford Wolf | 2018-10-07 | 1 | -2/+14 |
| * | | | | | | | | | Merge pull request #651 from ARandomOWL/stdcells_fix | Clifford Wolf | 2018-10-05 | 1 | -1/+1 |
| |\ \ \ \ \ \ \ \ \ | |||||
| | * | | | | | | | | | Fix IdString M in setup_stdcells() | Adrian Wheeldon | 2018-10-04 | 1 | -1/+1 |
| | | |_|_|/ / / / / | |/| | | | | | | | |||||
| * | | | | | | | | | Add "write_edif -attrprop" | Clifford Wolf | 2018-10-05 | 1 | -11/+28 |
| * | | | | | | | | | Merge pull request #654 from mithro/patch-1 | Clifford Wolf | 2018-10-05 | 1 | -1/+1 |
| |\ \ \ \ \ \ \ \ \ | |||||
| | * | | | | | | | | | Fix misspelling in issue_template.md | Tim Ansell | 2018-10-04 | 1 | -1/+1 |
| | | |_|_|_|_|/ / / | |/| | | | | | | | |||||
| * / | | | | | | | | Fix compiler warning in verific.cc | Clifford Wolf | 2018-10-05 | 1 | -0/+2 |
| |/ / / / / / / / | |||||
| * | | | | | | | | Add inout ports to cells_xtra.v | Clifford Wolf | 2018-10-04 | 2 | -2/+14 |
| * | | | | | | | | Merge pull request #650 from mithro/patch-1 | Clifford Wolf | 2018-10-04 | 1 | -0/+1 |
| |\ \ \ \ \ \ \ \ | |_|_|_|_|/ / / |/| | | | | | | | |||||
| | * | | | | | | | xilinx: Adding missing inout IO port to IOBUF | Tim Ansell | 2018-10-03 | 1 | -0/+1 |
| |/ / / / / / / | |||||
| * | | | | | | | Merge pull request #645 from daveshah1/ecp5_dram_fix | Clifford Wolf | 2018-10-02 | 1 | -0/+1 |
| |\ \ \ \ \ \ \ | |||||
| | * | | | | | | | ecp5: Don't map ROMs to DRAM | David Shah | 2018-10-01 | 1 | -0/+1 |
| * | | | | | | | | Merge pull request #646 from tomverbeure/issue594 | Clifford Wolf | 2018-10-02 | 1 | -1/+2 |
| |\ \ \ \ \ \ \ \ | |||||
| | * | | | | | | | | Fix for issue 594. | Tom Verbeure | 2018-10-02 | 1 | -1/+2 |
| |/ / / / / / / / | |||||
| * | | | | | | / | Add read_verilog $changed support | Dan Gisselquist | 2018-10-01 | 1 | -1/+4 |
| | |_|_|_|_|_|/ |/| | | | | | | |||||
| * | | | | | | | Merge branch 'yosys-0.8-rc' of github.com:YosysHQ/yosys | Clifford Wolf | 2018-09-30 | 1 | -1/+1 |
| |\ \ \ \ \ \ \ | | |_|/ / / / | |/| | | | | | |||||
| | * | | | | | | Fix handling of $past 2nd argument in read_verilog | Clifford Wolf | 2018-09-30 | 1 | -1/+1 |
| * | | | | | | | Merge branch 'yosys-0.8-rc' of github.com:YosysHQ/yosys | Clifford Wolf | 2018-09-28 | 1 | -4/+4 |
| |\| | | | | | | |_|/ / / / |/| | | | | | |||||
| | * | | | | | Update to v2 YosysVS template | Clifford Wolf | 2018-09-28 | 1 | -4/+4 |
| * | | | | | | Add "read_verilog -noassert -noassume -assert-assumes" | Clifford Wolf | 2018-09-24 | 3 | -6/+49 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |