aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Comment out muxpack (currently broken)Eddie Hung2019-06-071-2/+2
|
* Fine tune aigerparseEddie Hung2019-06-072-63/+32
|
* Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-06-0739-867/+1079
|\
| * Fix spacing from spaces to tabsEddie Hung2019-06-071-362/+362
| |
| * Merge pull request #1079 from YosysHQ/eddie/fix_read_aigerClifford Wolf2019-06-0727-45/+128
| |\ | | | | | | Fix read_aiger to really get tested, and fix some uncovered read_aiger issues
| | * Add read_aiger to CHANGELOGEddie Hung2019-06-071-0/+1
| | |
| | * Fix spacing (entire file is wrong anyway, will fix later)Eddie Hung2019-06-071-3/+3
| | |
| | * Remove unnecessary std::getline() for ASCIIEddie Hung2019-06-071-3/+0
| | |
| | * Test *.aag too, by using *.aig as referenceEddie Hung2019-06-071-0/+19
| | |
| | * Fix read_aiger -- create zero driver, fix init width, parse 'b'Eddie Hung2019-06-072-13/+52
| | |
| | * Use ABC to convert from AIGER to VerilogEddie Hung2019-06-071-2/+3
| | |
| | * Use ABC to convert AIGER to Verilog, then sat against YosysEddie Hung2019-06-071-21/+15
| | |
| | * Add symbols to AIGER test inputs for ABCEddie Hung2019-06-0722-8/+40
| |/
| * Merge pull request #1077 from YosysHQ/clifford/pr983Clifford Wolf2019-06-079-3/+93
| |\ | | | | | | elaboration system tasks
| | * Fixes and cleanups in AST_TECALL handlingClifford Wolf2019-06-074-50/+38
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | * Merge branch 'pr_elab_sys_tasks' of https://github.com/udif/yosys into ↵Clifford Wolf2019-06-0710-5/+107
| | |\ | | | | | | | | | | | | clifford/pr983
| | | * Initial implementation of elaboration system tasksUdi Finkelstein2019-05-0310-5/+107
| | | | | | | | | | | | | | | | | | | | | | | | | | | | (IEEE1800-2017 section 20.11) This PR allows us to use $info/$warning/$error/$fatal **at elaboration time** within a generate block. This is very useful to stop a synthesis of a parametrized block when an illegal combination of parameters is chosen.
| * | | Rename implicit_ports.sv test to implicit_ports.vClifford Wolf2019-06-071-0/+0
| |/ / | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | Merge branch 'tux3-implicit_named_connection'Clifford Wolf2019-06-074-3/+40
| |\ \
| | * | Cleanup tux3-implicit_named_connectionClifford Wolf2019-06-073-13/+2
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | * | Merge branch 'implicit_named_connection' of https://github.com/tux3/yosys ↵Clifford Wolf2019-06-075-4/+52
| | |\ \ | | | | | | | | | | | | | | | into tux3-implicit_named_connection
| | | * | SystemVerilog support for implicit named port connectionstux32019-06-065-12/+59
| | | | | | | | | | | | | | | | | | | | | | | | | This is the `foo foo(.port1, .port2);` SystemVerilog syntax introduced in IEEE1800-2005.
| * | | | Merge pull request #1076 from thasti/centos7-build-fixClifford Wolf2019-06-071-1/+0
| |\ \ \ \ | | |/ / / | |/| | | Fix pyosys-build on CentOS7
| | * | | remove boost/log/exceptions.hpp from wrapper generatorStefan Biereigel2019-06-071-1/+0
| |/ / /
* | | | Allow muxcover costs to be changedEddie Hung2019-06-071-12/+42
| | | |
* | | | $__XILINX_MUX_ -> $__XILINX_SHIFTXEddie Hung2019-06-062-11/+11
| | | |
* | | | Fix muxcover and its techmappingEddie Hung2019-06-062-3/+3
| | | |
* | | | Run muxpack and muxcover in synth_xilinxEddie Hung2019-06-062-1/+18
| | | |
* | | | Remove abc_flop attributes for nowEddie Hung2019-06-061-56/+10
| | | |
* | | | Merge remote-tracking branch 'origin/eddie/muxpack' into xc7muxEddie Hung2019-06-063-10/+55
|\ \ \ \
| * | | | Fix and test for balanced caseEddie Hung2019-06-063-10/+55
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/muxpack' into xc7muxEddie Hung2019-06-0623-12/+819
|\| | | |
| * | | | Fix warningsEddie Hung2019-06-062-3/+3
| | | | |
| * | | | Support cascading $pmux.A with $mux.A and $mux.BEddie Hung2019-06-063-17/+65
| | | | |
| * | | | More cleanupEddie Hung2019-06-061-15/+20
| | | | |
| * | | | Fix spacingEddie Hung2019-06-061-6/+5
| | | | |
| * | | | Non chain user check using next_sigEddie Hung2019-06-061-7/+5
| | | | |
| * | | | Add non exclusive testEddie Hung2019-06-062-0/+56
| | | | |
| * | | | Move muxpack from passes/techmap to passes/optEddie Hung2019-06-063-1/+1
| | | | |
| * | | | Update docEddie Hung2019-06-061-4/+5
| | | | |
| * | | | Add to CHANGELOGEddie Hung2019-06-061-0/+1
| | | | |
| * | | | One more and tidy upEddie Hung2019-06-062-6/+28
| | | | |
| * | | | Add a few more special case testsEddie Hung2019-06-062-0/+51
| | | | |
| * | | | Add tests, fix for !=Eddie Hung2019-06-063-9/+110
| | | | |
| * | | | Missing fileEddie Hung2019-06-061-0/+232
| | | | |
| * | | | Initial adaptation of muxpack from shregmapEddie Hung2019-06-061-0/+1
| |/ / /
| * | | Merge pull request #1060 from antmicro/parsing_attr_on_port_connClifford Wolf2019-06-0614-10/+279
| |\ \ \ | | | | | | | | | | Added support for parsing attributes on port connections.
| | * | | Fixed memory leak.Maciej Kurc2019-06-051-0/+4
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
| | * | | Moved tests that fail with Icarus Verilog to /tests/various. Those tests are ↵Maciej Kurc2019-06-044-0/+46
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | just for parsing Verilog. Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
| | * | | Added tests for attributesMaciej Kurc2019-06-039-0/+219
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
generated by cgit v1.2.3 (git 2.25.1) at 2025-09-12 13:02:14 +0000