| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | write_xaiger back to working with whole modules only | Eddie Hung | 2019-11-22 | 1 | -5/+2 |
| | | |||||
| * | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dff | Eddie Hung | 2019-11-22 | 2 | -1/+44 |
| |\ | |||||
| | * | Cleanup spacing | Eddie Hung | 2019-11-22 | 1 | -2/+1 |
| | | | |||||
| | * | sigmap(wire) should inherit port_output status of POs | Eddie Hung | 2019-11-22 | 1 | -1/+19 |
| | | | |||||
| | * | Add testcase | Eddie Hung | 2019-11-22 | 1 | -0/+26 |
| | | | |||||
| * | | Merge branch 'eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-22 | 2 | -1/+2 |
| |\ \ | |||||
| | * | | Brackets | Eddie Hung | 2019-11-22 | 1 | -1/+1 |
| | | | | |||||
| | * | | Entry in Makefile.inc | Eddie Hung | 2019-11-22 | 1 | -0/+1 |
| | | | | |||||
| * | | | Merge branch 'eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-22 | 15 | -23/+591 |
| |\| | | |||||
| | * | | Add to CHANGELOG | Eddie Hung | 2019-11-22 | 1 | -0/+1 |
| | | | | |||||
| | * | | New 'clkpart' to {,un}partition design according to clock/enable | Eddie Hung | 2019-11-22 | 1 | -0/+268 |
| | |/ | |||||
| | * | Merge pull request #1517 from YosysHQ/clifford/optmem | Clifford Wolf | 2019-11-22 | 3 | -0/+146 |
| | |\ | | | | | | | Add "opt_mem" pass | ||||
| | | * | Add "opt_mem" pass | Clifford Wolf | 2019-11-22 | 3 | -0/+146 |
| | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| | * | | Merge pull request #1515 from YosysHQ/clifford/svastuff | Clifford Wolf | 2019-11-22 | 2 | -7/+39 |
| | |\ \ | | |/ | |/| | Add Verific/SVA support for "always" and "nexttime" properties | ||||
| | | * | Add Verific support for SVA nexttime properties | Clifford Wolf | 2019-11-22 | 1 | -0/+22 |
| | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| | | * | Improve handling of verific primitives in "verific -import -V" mode | Clifford Wolf | 2019-11-22 | 1 | -2/+2 |
| | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| | | * | Add Verific SVA support for "always" properties | Clifford Wolf | 2019-11-22 | 1 | -5/+15 |
| | |/ | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| | * | Merge pull request #1511 from YosysHQ/dave/always | Clifford Wolf | 2019-11-22 | 6 | -9/+126 |
| | |\ | | | | | | | sv: Error checking for always_comb, always_latch and always_ff | ||||
| | | * | Update CHANGELOG and README | David Shah | 2019-11-22 | 2 | -0/+7 |
| | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| | | * | sv: Add tests for SV always types | David Shah | 2019-11-21 | 1 | -0/+63 |
| | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| | | * | proc_dlatch: Add error handling for incorrect always_(ff|latch|comb) usage | David Shah | 2019-11-21 | 1 | -4/+16 |
| | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| | | * | sv: Correct parsing of always_comb, always_ff and always_latch | David Shah | 2019-11-21 | 2 | -5/+40 |
| | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| | * | | gowin: Remove show command from tests. | Marcin Kościelnicki | 2019-11-22 | 1 | -1/+0 |
| | | | | |||||
| | * | | gowin: Add missing .gitignore entries | Marcin Kościelnicki | 2019-11-22 | 1 | -0/+2 |
| | |/ | |||||
| | * | Merge pull request #1507 from YosysHQ/clifford/verificfixes | Clifford Wolf | 2019-11-20 | 2 | -6/+9 |
| | |\ | | | | | | | Some fixes in our Verific integration | ||||
| | | * | Correctly treat empty modules as blackboxes in Verific | Clifford Wolf | 2019-11-20 | 1 | -1/+1 |
| | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| | | * | Do not rename VHDL entities to "entity(impl)" when they are top modules | Clifford Wolf | 2019-11-20 | 2 | -5/+8 |
| | |/ | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | | Revert "write_xaiger to not use module POs but only write outputs if driven" | Eddie Hung | 2019-11-22 | 1 | -23/+11 |
| | | | | | | | | | This reverts commit 0ab1e496dc601f8e9d5efbcc5b2be7cf6b2d9673. | ||||
| * | | Missing endmodule | Eddie Hung | 2019-11-22 | 1 | -0/+1 |
| | | | |||||
| * | | write_xaiger to not use module POs but only write outputs if driven | Eddie Hung | 2019-11-21 | 1 | -11/+23 |
| | | | |||||
| * | | When expanding upwards, do not capture $__ABC9_{FF,ASYNC}_ | Eddie Hung | 2019-11-21 | 1 | -1/+1 |
| | | | | | | | | | Since they should be captured downwards from the owning flop | ||||
| * | | Merge branch 'eddie/xaig_dff_adff' into xaig_dff | Eddie Hung | 2019-11-21 | 5 | -16/+55 |
| |\ \ | |||||
| | * | | Add a equiv test too | Eddie Hung | 2019-11-19 | 2 | -0/+23 |
| | | | | |||||
| | * | | Add two tests | Eddie Hung | 2019-11-19 | 1 | -0/+12 |
| | | | | |||||
| | * | | abc9 to support async flops $_DFF_[NP][NP][01]_ | Eddie Hung | 2019-11-19 | 1 | -1/+2 |
| | | | | |||||
| | * | | Do not drop async control signals in abc_map.v | Eddie Hung | 2019-11-19 | 1 | -12/+16 |
| | | | | |||||
| * | | | Add test | Eddie Hung | 2019-11-21 | 1 | -1/+6 |
| | | | | |||||
| * | | | Consistent log message, ignore 's' extension | Eddie Hung | 2019-11-20 | 1 | -2/+3 |
| | | | | |||||
| * | | | endomain -> ctrldomain | Eddie Hung | 2019-11-20 | 1 | -3/+3 |
| | | | | |||||
| * | | | Add blackbox model for $__ABC9_FF_ so that clock partitioning works | Eddie Hung | 2019-11-20 | 1 | -0/+3 |
| | | | | |||||
| * | | | Add multi clock test | Eddie Hung | 2019-11-20 | 1 | -0/+5 |
| | | | | |||||
| * | | | Fix INIT values | Eddie Hung | 2019-11-20 | 1 | -4/+4 |
| |/ / | |||||
| * | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-11-19 | 228 | -24028/+35109 |
| |\| | |||||
| | * | Merge pull request #1449 from pepijndevos/gowin | Clifford Wolf | 2019-11-19 | 27 | -89/+841 |
| | |\ | | | | | | | Improvements for gowin support | ||||
| | | * | Remove dff init altogether | Pepijn de Vos | 2019-11-19 | 2 | -3/+3 |
| | | | | | | | | | | | | | | | | The hardware does not actually support it. In reality it is always initialised to its reset value. | ||||
| | | * | add help for nowidelut and abc9 options | Pepijn de Vos | 2019-11-18 | 1 | -1/+7 |
| | | | | |||||
| | | * | Merge branch 'master' of https://github.com/YosysHQ/yosys into gowin | Pepijn de Vos | 2019-11-16 | 15 | -47/+913 |
| | | |\ | |||||
| | | * | | fix fsm test with proper clock enable polarity | Pepijn de Vos | 2019-11-11 | 2 | -4/+15 |
| | | | | | |||||
| | | * | | Merge branch 'master' of https://github.com/YosysHQ/yosys into gowin | Pepijn de Vos | 2019-11-11 | 29 | -23010/+30701 |
| | | |\ \ | |||||
| | | * | | | fix wide luts | Pepijn de Vos | 2019-11-06 | 2 | -19/+22 |
| | | | | | | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |