aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| * | Merge pull request #1362 from xobs/smtbmc-msvc2-build-fixesDavid Shah2019-09-114-9/+10
| |\ \
| | * | tests: ice40: fix div_mod SB_LUT4 countSean Cross2019-09-101-1/+1
| | * | passes: opt_share: don't statically initialize mergeable_type_mapSean Cross2019-09-091-3/+4
| | * | msys2: launcher: fix warnings and errors under g++Sean Cross2019-09-081-4/+4
| | * | backends: smt2: use $(CXX) variable for compilerSean Cross2019-09-081-1/+1
* | | | Add support for A1 and B1 registersEddie Hung2019-09-112-24/+105
* | | | Raise a RuntimeError instead of AssertionErrorEddie Hung2019-09-111-1/+2
* | | | Add AREG=2 BREG=2 testEddie Hung2019-09-111-2/+6
* | | | Rename {A,B} -> {A2,B2}Eddie Hung2019-09-112-33/+34
* | | | Fix UBEddie Hung2019-09-111-2/+2
* | | | Add PCOUT -> PCIN non-shifted cascadingEddie Hung2019-09-111-15/+22
* | | | Merge remote-tracking branch 'origin/eddie/peepopt_dffmuxext' into xc7dspEddie Hung2019-09-112-27/+116
|\ \ \ \ | | |_|/ | |/| |
| * | | Cope with presence of reset muxes tooEddie Hung2019-09-112-4/+64
| * | | CleanupEddie Hung2019-09-111-25/+22
| * | | Add more testsEddie Hung2019-09-111-0/+32
| * | | Only display log message if did_somethingEddie Hung2019-09-111-1/+1
* | | | Missing spaceEddie Hung2019-09-111-0/+1
* | | | Make unextend a udataEddie Hung2019-09-111-3/+2
* | | | Input registers to add DSP as new siguser to block upstream packingEddie Hung2019-09-111-8/+16
* | | | More cleanupEddie Hung2019-09-111-62/+28
* | | | Add support for A/B/C/D/AD resetEddie Hung2019-09-112-139/+141
* | | | Update test with a/b resetEddie Hung2019-09-111-2/+4
* | | | Extend test for RSTP and RSTMEddie Hung2019-09-112-3/+50
* | | | Add support for RSTMEddie Hung2019-09-112-74/+109
* | | | Merge remote-tracking branch 'origin/eddie/peepopt_dffmuxext' into xc7dspEddie Hung2019-09-115-58/+109
|\| | |
| * | | Rename dffmuxext -> dffmux, also remove constants in dff+muxEddie Hung2019-09-114-57/+91
| * | | proc instead of prepEddie Hung2019-09-111-2/+2
| * | | Add unsigned caseEddie Hung2019-09-111-0/+17
* | | | Merge remote-tracking branch 'origin/eddie/peepopt_dffmuxext' into xc7dspEddie Hung2019-09-112-8/+9
|\| | |
| * | | Missing equiv_opt -assertEddie Hung2019-09-061-1/+1
| * | | Make one check $shift(x)? only; change testcase to be 8bEddie Hung2019-09-062-4/+5
| * | | Usee equiv_opt -assertEddie Hung2019-09-061-3/+3
* | | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-1111-63/+397
|\ \ \ \ | | |/ / | |/| |
| * | | Bump versionClifford Wolf2019-09-101-1/+1
| * | | Fix misspellingEddie Hung2019-09-091-1/+1
| | |/ | |/|
| * | synth_xilinx: Support init values on Spartan 6 flip-flops properly.Marcin Kościelnicki2019-09-075-53/+219
| * | techmap: Add support for extracting init values of portsMarcin Kościelnicki2019-09-073-1/+169
| * | Merge branch 'master' of github.com:YosysHQ/yosysEddie Hung2019-09-0628-215/+719
| |\ \
| * | | Add missing -assert to equiv_optEddie Hung2019-09-061-7/+7
* | | | Only pack out registers if \init is zero or x; then remove \init from PREGEddie Hung2019-09-102-4/+18
* | | | Fix RSTPEddie Hung2019-09-101-1/+1
* | | | Add support for RSTPEddie Hung2019-09-102-26/+70
* | | | enpol -> cepolEddie Hung2019-09-102-57/+59
* | | | d?ffmux -> d?ffcemuxEddie Hung2019-09-101-34/+33
* | | | Refactor MREG and PREG to out_dffe subpatternEddie Hung2019-09-101-155/+122
* | | | Update help textEddie Hung2019-09-101-3/+3
* | | | Update xilinx_dsp help textEddie Hung2019-09-101-3/+21
* | | | Update CHANGELOGEddie Hung2019-09-101-0/+5
* | | | Move "(skip if -nodsp)" message to labelEddie Hung2019-09-101-4/+4
* | | | Be sensitive to signednessEddie Hung2019-09-101-20/+21
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-06 07:51:03 +0000