iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
...
\| * \| \| \|	Merge pull request #1146 from gsomlo/gls-test-abc-ext	Clifford Wolf	2019-06-28	4	-8/+29
\| \|\ \ \ \ \| \| \|_\|_\|/ \| \|/\| \| \|
\| \| * \| \|	tests: use optional ABCEXTERNAL when specified	Gabriel L. Somlo	2019-06-27	4	-8/+29
\| \| \| \|/ \| \| \|/\|
\| * \| \|	Merge pull request #1046 from bogdanvuk/master	Clifford Wolf	2019-06-28	5	-16/+127
\| \|\ \ \ \| \| \|/ / \| \|/\| \|
\| \| * \|	Add help for "-sat" option inside opt_rmdff. "opt" can pass "-sat" too	Bogdan Vukobratovic	2019-06-27	2	-2/+10
\| \| * \|	Fix memory leak when one of multiple DFF cells is removed in opt_rmdff	Bogdan Vukobratovic	2019-06-27	1	-0/+5
\| \| * \|	Merge remote-tracking branch 'upstream/master'	Bogdan Vukobratovic	2019-06-27	37	-143/+1631
\| \| \|\ \
\| \| * \| \|	Refactor "opt_rmdff -sat"	Clifford Wolf	2019-06-20	4	-373/+58
\| \| * \| \|	Merge branch 'master' of https://github.com/bogdanvuk/yosys into clifford/ext...	Clifford Wolf	2019-06-20	5	-10/+423
\| \| \|\ \ \
\| \| \| * \| \|	Move netlist helper module to passes/opt for the time being	Bogdan Vukobratovic	2019-06-14	2	-1/+1
\| \| \| * \| \|	Merge remote-tracking branch 'upstream/master'	Bogdan Vukobratovic	2019-06-14	73	-475/+1352
\| \| \| \|\ \ \
\| \| \| * \| \| \|	Prepare for situation when port of the signal cannot be found	Bogdan Vukobratovic	2019-06-14	2	-2/+8
\| \| \| * \| \| \|	Some cleanup, revert sat.cc	Bogdan Vukobratovic	2019-06-14	2	-13/+11
\| \| \| * \| \| \|	Implement disconnection of constant register bits	Bogdan Vukobratovic	2019-06-13	2	-44/+109
\| \| \| * \| \| \|	Pass SigBit by value to Netlist algorithms	Bogdan Vukobratovic	2019-06-13	1	-65/+84
\| \| \| * \| \| \|	Rename satgen_algo.h -> algo.h, code cleanup and refactoring	Bogdan Vukobratovic	2019-06-12	4	-279/+265
\| \| \| * \| \| \|	Generate satgen instance instead of calling sat pass	Bogdan Vukobratovic	2019-06-11	2	-24/+129
\| \| \| * \| \| \|	Refactor driver map generation	Bogdan Vukobratovic	2019-06-10	1	-0/+158
\| \| \| * \| \| \|	Fix the regression	Bogdan Vukobratovic	2019-05-28	1	-1/+2
\| \| \| * \| \| \|	Merge remote-tracking branch 'upstream/master'	Bogdan Vukobratovic	2019-05-28	1	-1/+11
\| \| \| \|\ \ \ \
\| \| \| * \| \| \| \|	Optimizing DFFs whose initial value prevents their value from changing	Bogdan Vukobratovic	2019-05-28	4	-3/+78
\| * \| \| \| \| \| \|	Merge pull request #1139 from YosysHQ/dave/check-sim-iverilog	Eddie Hung	2019-06-27	2	-0/+19
\| \|\ \ \ \ \ \ \
\| \| * \| \| \| \| \| \|	Add simcells.v, simlib.v, and some output	Eddie Hung	2019-06-27	1	-1/+11
\| \| * \| \| \| \| \| \|	tests: Check that Icarus can parse arch sim models	David Shah	2019-06-26	2	-0/+9
\| \| \| \|_\|_\|_\|/ / \| \| \|/\| \| \| \| \|
* \| \| \| \| \| \| \|	Merge branch 'xaig' into xc7mux	Eddie Hung	2019-06-27	4	-9/+39
\|\ \ \ \ \ \ \ \ \| \| \|_\|_\|_\|_\|_\|/ \| \|/\| \| \| \| \| \|
\| * \| \| \| \| \| \|	Merge remote-tracking branch 'origin/master' into xaig	Eddie Hung	2019-06-27	4	-9/+39
\| \|\\| \| \| \| \| \|
\| \| * \| \| \| \| \|	Grr	Eddie Hung	2019-06-27	1	-1/+1
\| \| * \| \| \| \| \|	Capitalisation	Eddie Hung	2019-06-27	1	-1/+1
\| \| * \| \| \| \| \|	Make CHANGELOG clearer	Eddie Hung	2019-06-27	1	-0/+1
\| \| * \| \| \| \| \|	Merge pull request #1143 from YosysHQ/clifford/fix1135	Eddie Hung	2019-06-27	4	-8/+38
\| \| \|\ \ \ \ \ \
\| \| \| * \| \| \| \| \|	Add #1135 testcase	Eddie Hung	2019-06-27	2	-5/+26
\| \| \| * \| \| \| \| \|	Add "pmux2shiftx -norange", fixes #1135	Clifford Wolf	2019-06-27	2	-3/+12
\| \| \| \|/ / / / /
* \| \| \| \| \| \| \|	Merge remote-tracking branch 'origin/xaig' into xc7mux	Eddie Hung	2019-06-27	0	-0/+0
\|\\| \| \| \| \| \| \|
\| * \| \| \| \| \| \|	Merge remote-tracking branch 'origin/master' into xaig	Eddie Hung	2019-06-27	0	-0/+0
\| \|\\| \| \| \| \| \|
\| \| * \| \| \| \| \|	synth_xilinx -arch -> -family, consistent with older synth_intel	Eddie Hung	2019-06-27	1	-7/+8
\| \| * \| \| \| \| \|	Merge pull request #1142 from YosysHQ/clifford/fix1132	Eddie Hung	2019-06-27	2	-6/+345
\| \| \|\ \ \ \ \ \
\| \| * \ \ \ \ \ \	Merge pull request #1138 from YosysHQ/koriakin/xc7nocarrymux	Eddie Hung	2019-06-27	2	-12/+34
\| \| \|\ \ \ \ \ \ \ \| \| \| \|_\|/ / / / / \| \| \|/\| \| \| \| \| \|
* \| \| \| \| \| \| \| \|	Merge remote-tracking branch 'origin/xaig' into xc7mux	Eddie Hung	2019-06-27	1	-7/+10
\|\\| \| \| \| \| \| \| \|
\| * \| \| \| \| \| \| \|	Add warning if synth_xilinx -abc9 with family != xc7	Eddie Hung	2019-06-27	1	-0/+2
\| * \| \| \| \| \| \| \|	Remove unneeded include	Eddie Hung	2019-06-27	1	-3/+0
\| * \| \| \| \| \| \| \|	Merge origin/master	Eddie Hung	2019-06-27	10	-65/+480
* \| \| \| \| \| \| \| \|	Merge remote-tracking branch 'origin/clifford/fix1132' into xc7mux	Eddie Hung	2019-06-27	1	-6/+25
\|\ \ \ \ \ \ \ \ \ \| \| \|_\|_\|/ / / / / \| \|/\| \| \| \| \| \| \|
\| * \| \| \| \| \| \| \|	Copy tests from eddie/fix1132	Eddie Hung	2019-06-27	1	-0/+320
\| * \| \| \| \| \| \| \|	Fix handling of partial covers in muxcover, fixes #1132	Clifford Wolf	2019-06-27	1	-6/+25
\| \| \|/ / / / / / \| \|/\| \| \| \| \| \|
* \| \| \| \| \| \| \|	Revert muxcover.cc to master	Eddie Hung	2019-06-27	1	-35/+17
* \| \| \| \| \| \| \|	MUXF78 -> $__MUXF78 to indicate internal	Eddie Hung	2019-06-26	1	-1/+1
* \| \| \| \| \| \| \|	Merge remote-tracking branch 'origin/xaig' into xc7mux	Eddie Hung	2019-06-26	7	-47/+56
\|\ \ \ \ \ \ \ \ \| \| \|/ / / / / / \| \|/\| \| \| \| \| \|
\| * \| \| \| \| \| \|	Fix spacing	Eddie Hung	2019-06-26	1	-38/+38
\| * \| \| \| \| \| \|	Improve debugging message for comb loops	Eddie Hung	2019-06-26	1	-4/+6
\| * \| \| \| \| \| \|	Add WE to ECP5 dist RAM's abc_scc_break too	Eddie Hung	2019-06-26	1	-1/+1
\| * \| \| \| \| \| \|	Update comment on boxes	Eddie Hung	2019-06-26	2	-4/+6