iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
...
* \| \|	Bump version	github-actions[bot]	2021-07-30	1	-1/+1
* \| \|	opt_lut: Allow more than one -dlogic per cell type.	Marcelina Kościelnicka	2021-07-29	3	-24/+55
* \| \|	verilog: save and restore overwritten macro arguments	Zachary Snow	2021-07-28	4	-4/+54
* \| \|	Bump version	github-actions[bot]	2021-07-29	1	-1/+1
* \| \|	verilog: Emit $meminit_v2 cell.	Marcelina Kościelnicka	2021-07-28	5	-55/+87
* \| \|	backends/verilog: Support meminit with mask.	Marcelina Kościelnicka	2021-07-28	1	-3/+18
* \| \|	memory: Introduce $meminit_v2 cell, with EN input.	Marcelina Kościelnicka	2021-07-28	10	-13/+86
* \| \|	Bump version	github-actions[bot]	2021-07-28	1	-1/+1
* \| \|	proc: Run opt_expr at the end	Marcelina Kościelnicka	2021-07-27	1	-0/+11
* \| \|	opt_expr: Propagate constants to port connections.	Marcelina Kościelnicka	2021-07-27	3	-3/+37
* \| \|	Bump version	github-actions[bot]	2021-07-27	1	-1/+1
* \| \|	Add version bump workflow	Miodrag Milanovic	2021-07-26	1	-0/+31
* \| \|	Update to latest verific	Miodrag Milanovic	2021-07-21	1	-3/+3
* \| \|	Use new read_id_num helper function elsewhere in hierarchy.cc	Rupert Swarbrick	2021-07-20	1	-5/+6
* \| \|	Extract connection checking logic from expand_module in hierarchy.cc	Rupert Swarbrick	2021-07-20	1	-23/+64
* \| \|	Merge pull request #2885 from whitequark/cxxrtl-fix-2883	whitequark	2021-07-20	1	-2/+8
\|\ \ \
\| * \| \|	cxxrtl: treat wires with multiple defs as not inlinable.	whitequark	2021-07-20	1	-2/+8
* \| \| \|	Merge pull request #2884 from whitequark/cxxrtl-fix-2882	whitequark	2021-07-20	1	-10/+12
\|\ \ \ \ \| \|/ / / \|/\| \| \|
\| * \| \|	cxxrtl: treat assignable internal wires used only for debug as locals.	whitequark	2021-07-20	1	-10/+12
\|/ / /
* \| \|	Merge pull request #2881 from whitequark/cxxrtl-sideways-colon	whitequark	2021-07-20	1	-1/+14
\|\ \ \
\| * \| \|	cxxrtl: escape colon in variable names in VCD writer.	whitequark	2021-07-19	1	-1/+14
\|/ / /
* \| \|	Merge pull request #2880 from whitequark/cxxrtl-fix-2877	whitequark	2021-07-18	1	-0/+16
\|\ \ \
\| * \| \|	cxxrtl: add debug_item::{get,set}.	whitequark	2021-07-18	1	-0/+16
\|/ / /
* \| \|	Merge pull request #2879 from whitequark/cxxrtl-fix-2739-again	whitequark	2021-07-17	1	-0/+6
\|\ \ \
\| * \| \|	cxxrtl: treat internal wires used only for debug as constants.	whitequark	2021-07-17	1	-0/+6
* \| \| \|	Add support for parsing the SystemVerilog 'bind' construct	Rupert Swarbrick	2021-07-16	19	-4/+247
\|/ / /
* \| \|	Merge pull request #2874 from whitequark/cxxrtl-fix-2589	whitequark	2021-07-16	1	-9/+6
\|\ \ \
\| * \| \|	cxxrtl: run hierarchy pass regardless of (top) attribute presence.	whitequark	2021-07-16	1	-9/+6
* \| \| \|	Merge pull request #2873 from whitequark/cxxrtl-fix-2500	whitequark	2021-07-16	1	-3/+3
\|\ \ \ \
\| * \| \| \|	cxxrtl: emit debug items for unused public wires.	whitequark	2021-07-16	1	-3/+3
\| \|/ / /
* \| \| \|	Merge pull request #2872 from whitequark/cxxrtl-fix-2521	whitequark	2021-07-16	1	-2/+2
\|\ \ \ \ \| \|/ / / \|/\| \| \|
\| * \| \|	cxxrtl: don't expect user cell inputs to be wires.	whitequark	2021-07-16	1	-2/+2
\|/ / /
* \| \|	Merge pull request #2871 from whitequark/cxxrtl-fix-2540-2841	whitequark	2021-07-16	1	-1/+1
\|\ \ \
\| * \| \|	cxxrtl: don't mark buffered internal wires as UNUSED for debug.	whitequark	2021-07-16	1	-1/+1
\|/ / /
* \| \|	Merge pull request #2870 from whitequark/cxxrtl-fix-2739	whitequark	2021-07-16	1	-4/+6
\|\ \ \
\| * \| \|	cxxrtl: mark dead local wires as unused even with inlining disabled.	whitequark	2021-07-15	1	-4/+6
* \| \| \|	sv: fix two struct access bugs	Zachary Snow	2021-07-15	5	-1/+102
\|/ / /
* \| \|	Add a test for interfaces on modules loaded on-demand	Rupert Swarbrick	2021-07-14	5	-2/+48
* \| \|	Extract missing module support in hierarchy.cc to a helper function	Rupert Swarbrick	2021-07-14	1	-44/+68
* \| \|	Merge pull request #2866 from rswarbrick/found-init	whitequark	2021-07-14	1	-3/+0
\|\ \ \
\| * \| \|	Delete unused found_init variable	Rupert Swarbrick	2021-07-14	1	-3/+0
\|/ / /
* \| \|	kernel/mem: Add a coalesce_inits helper.	Marcelina Kościelnicka	2021-07-13	3	-1/+84
* \| \|	Add support for the Bitwuzla solver	GCHQDeveloper560	2021-07-12	1	-5/+5
* \| \|	kernel/mem: Use delayed removal for inits as well.	Marcelina Kościelnicka	2021-07-12	2	-4/+20
* \| \|	kernel/mem: Add documentation for more helper functions.	Marcelina Kościelnicka	2021-07-12	1	-0/+34
* \| \|	cxxrtl: Support memory writes in processes.	Marcelina Kościelnicka	2021-07-12	1	-6/+55
* \| \|	cxxrtl: Add support for memory read port reset.	Marcelina Kościelnicka	2021-07-12	1	-1/+41
* \| \|	cxxrtl: Add support for mem read port initial data.	Marcelina Kościelnicka	2021-07-12	1	-4/+22
* \| \|	cxxrtl: Convert to Mem helpers.	Marcelina Kościelnicka	2021-07-12	1	-206/+276
* \| \|	kernel/mem: Commit new values of attributes in emit.	Marcelina Kościelnicka	2021-07-12	1	-0/+4