Commit message (Expand) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
| * | | | | | | | | | | | | | | ast: Add support for $sformatf system function | David Shah | 2020-01-19 | 3 | -93/+122 | |
* | | | | | | | | | | | | | | | Merge pull request #1657 from YosysHQ/dave/xilinx-dsp-multonly | David Shah | 2020-02-02 | 1 | -0/+7 | |
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| * | | | | | | | | | | | | | | | xilinx_dsp: Add multonly scratchpad var to bypass | David Shah | 2020-02-01 | 1 | -0/+7 | |
| |/ / / / / / / / / / / / / / | ||||||
* | | | | | | | | | | | | | | | xilinx: use RAM32M/RAM64M for memories with two read ports | Marcin Kościelnicki | 2020-02-02 | 1 | -2/+2 | |
* | | | | | | | | | | | | | | | json: remove the 32-bit parameter special case | Marcin Kościelnicki | 2020-02-01 | 1 | -10/+28 | |
* | | | | | | | | | | | | | | | Merge pull request #1668 from gsomlo/gls-abc9-external | Eddie Hung | 2020-01-31 | 1 | -0/+1 | |
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| * | | | | | | | | | | | | | | | abc9: restore ability to use ABCEXTERNAL | Gabriel Somlo | 2020-01-30 | 1 | -0/+1 | |
|/ / / / / / / / / / / / / / / | ||||||
* | | | | | | | | | | | | | | | Merge pull request #1667 from YosysHQ/clifford/verificnand | Claire Wolf | 2020-01-30 | 1 | -0/+8 | |
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| * | | | | | | | | | | | | | | | Add Verific support for OPER_REDUCE_NAND | Claire Wolf | 2020-01-30 | 1 | -0/+8 | |
* | | | | | | | | | | | | | | | | Merge pull request #1503 from YosysHQ/eddie/verific_help | Claire Wolf | 2020-01-30 | 1 | -8/+8 | |
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| * \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | Merge remote-tracking branch 'origin/master' into eddie/verific_help | Eddie Hung | 2020-01-27 | 208 | -4938/+10113 | |
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| * | | | | | | | | | | | | | | | | | verific: no help() when no YOSYS_ENABLE_VERIFIC | Eddie Hung | 2020-01-27 | 1 | -4/+1 | |
| * | | | | | | | | | | | | | | | | | Oops | Eddie Hung | 2019-11-19 | 1 | -1/+1 | |
| * | | | | | | | | | | | | | | | | | Print help message for verific pass | Eddie Hung | 2019-11-19 | 1 | -9/+12 | |
* | | | | | | | | | | | | | | | | | | Merge pull request #1654 from YosysHQ/eddie/sby_fix69 | Claire Wolf | 2020-01-30 | 1 | -0/+6 | |
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | |_|_|/ / / / / / / / / / / / / / / |/| | | | | | | | | | | | | | | | | | ||||||
| * | | | | | | | | | | | | | | | | | verific: also unflatten for 'hierarchy' flow as per @cliffordwolf | Eddie Hung | 2020-01-27 | 1 | -0/+3 | |
| * | | | | | | | | | | | | | | | | | verific: unflatten struct ports | Eddie Hung | 2020-01-24 | 1 | -0/+3 | |
| | |/ / / / / / / / / / / / / / / | |/| | | | | | | | | | | | | | | | ||||||
* | | | | | | | | | | | | | | | | | Merge branch 'vector_fix' of https://github.com/Kmanfi/yosys | Claire Wolf | 2020-01-29 | 1 | -1/+3 | |
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| * | | | | | | | | | | | | | | | | | Fix input vector for reduce cells. Infinite loop fixed. | Kaj Tuomi | 2017-10-17 | 1 | -0/+2 | |
| * | | | | | | | | | | | | | | | | | Merge branch 'master' of https://github.com/cliffordwolf/yosys into vector_fix | Kaj Tuomi | 2017-10-17 | 3 | -1/+54 | |
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| * | | | | | | | | | | | | | | | | | | Add Verific fairness/liveness support | Clifford Wolf | 2017-10-12 | 1 | -11/+32 | |
* | | | | | | | | | | | | | | | | | | | Merge pull request #1662 from YosysHQ/dave/opt-reduce-move-check | Claire Wolf | 2020-01-29 | 1 | -1/+2 | |
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| * | | | | | | | | | | | | | | | | | | | opt_reduce: Call check() per run rather than per optimised cell | David Shah | 2020-01-28 | 1 | -1/+2 | |
* | | | | | | | | | | | | | | | | | | | | Merge pull request #1665 from YosysHQ/clifford/edifkeep | Claire Wolf | 2020-01-29 | 1 | -9/+34 | |
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| * | | | | | | | | | | | | | | | | | | | | Preserve wires with keep attribute in EDIF back-end | Claire Wolf | 2020-01-29 | 1 | -9/+34 | |
* | | | | | | | | | | | | | | | | | | | | | Merge pull request #1659 from YosysHQ/clifford/experimental | Claire Wolf | 2020-01-29 | 6 | -4/+56 | |
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| * | | | | | | | | | | | | | | | | | | | | | Improve logging use of experimental features | Claire Wolf | 2020-01-28 | 3 | -4/+8 | |
| * | | | | | | | | | | | | | | | | | | | | | Add log_experimental() and experimental() API and "yosys -x" | Claire Wolf | 2020-01-27 | 6 | -4/+52 | |
* | | | | | | | | | | | | | | | | | | | | | | Merge pull request #1510 from pumbor/master | N. Engelhardt | 2020-01-29 | 1 | -0/+13 | |
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| * | | | | | | | | | | | | | | | | | | | | | | handle anonymous unions to fix #1080 | Patrick Eibl | 2019-11-21 | 1 | -0/+13 | |
* | | | | | | | | | | | | | | | | | | | | | | | Merge pull request #1559 from YosysHQ/efinix_test_fix | Miodrag Milanović | 2020-01-29 | 1 | -1/+1 | |
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| * | | | | | | | | | | | | | | | | | | | | | | | Updated test to use assert-max | Miodrag Milanovic | 2020-01-28 | 1 | -1/+1 | |
| * | | | | | | | | | | | | | | | | | | | | | | | Fix for non-deterministic test | Miodrag Milanovic | 2019-12-07 | 1 | -1/+1 | |
* | | | | | | | | | | | | | | | | | | | | | | | | Add "help -all" and "help -celltypes" sanity test | Eddie Hung | 2020-01-28 | 1 | -0/+2 | |
* | | | | | | | | | | | | | | | | | | | | | | | | synth_xilinx: cleanup help | Eddie Hung | 2020-01-28 | 1 | -6/+4 | |
* | | | | | | | | | | | | | | | | | | | | | | | | synth_xilinx: fix help when no active_design; fixes #1664 | Eddie Hung | 2020-01-28 | 1 | -2/+3 | |
* | | | | | | | | | | | | | | | | | | | | | | | | xilinx: Add simulation model for DSP48 (Virtex 4). | Marcin Kościelnicki | 2020-01-29 | 6 | -45/+534 | |
* | | | | | | | | | | | | | | | | | | | | | | | | Merge pull request #1660 from YosysHQ/eddie/abc9_unpermute_luts | Eddie Hung | 2020-01-28 | 9 | -149/+207 | |
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| * | | | | | | | | | | | | | | | | | | | | | | | | Add and use SigSpec::reverse() | Eddie Hung | 2020-01-28 | 2 | -3/+5 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | Fix $lut input ordering -- SigSpec(std::initializer_list<>) is backwards | Eddie Hung | 2020-01-27 | 2 | -2/+2 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | Import tests from #1628 | Eddie Hung | 2020-01-27 | 3 | -2/+104 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | xilinx/ice40/ecp5: undo permuting LUT masks in lut_map | Eddie Hung | 2020-01-27 | 4 | -148/+102 | |
* | | | | | | | | | | | | | | | | | | | | | | | | | Fix unresolved conflict from #1573 | Eddie Hung | 2020-01-28 | 1 | -1/+1 | |
* | | | | | | | | | | | | | | | | | | | | | | | | | Merge pull request #1567 from YosysHQ/eddie/sat_init_warning | Claire Wolf | 2020-01-28 | 2 | -1/+13 | |
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | |_|_|_|_|/ / / / / / / / / / / / / / / / / / / / |/| | | | | | | | | | | | | | | | | | | | | | | | | ||||||
| * | | | | | | | | | | | | | | | | | | | | | | | | Even more obvious testcase | Eddie Hung | 2019-12-11 | 1 | -6/+5 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | Make testcase clearer with \o having its own init | Eddie Hung | 2019-12-11 | 1 | -0/+2 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | Suppress warning message for init[i] = 1'bx | Eddie Hung | 2019-12-11 | 1 | -1/+2 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | Add test: 'Warning: ignoring initial value on non-register: \o' | Eddie Hung | 2019-12-11 | 1 | -0/+10 | |
* | | | | | | | | | | | | | | | | | | | | | | | | | Merge pull request #1573 from YosysHQ/eddie/xilinx_tristate | N. Engelhardt | 2020-01-28 | 3 | -1/+13 | |
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | |_|_|_|_|_|/ / / / / / / / / / / / / / / / / / / |/| | | | | | | | | | | | | | | | | | | | | | | | | ||||||
| * | | | | | | | | | | | | | | | | | | | | | | | | Duplicate tribuf call, credit to @mwkmwkmwk | Eddie Hung | 2019-12-13 | 1 | -1/+0 |