aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* ffAmuxAB -> ffAenpolEddie Hung2019-09-052-6/+9
* Refactor ice40_dspEddie Hung2019-09-052-27/+29
* Fix broken ice40_dspEddie Hung2019-09-052-111/+83
* Merge remote-tracking branch 'origin/eddie/peepopt_dffmuxext' into xc7dspEddie Hung2019-09-054-25/+64
|\
| * simple/peepopt.v tests to various/peepopt.ys with equiv_opt & selectEddie Hung2019-09-052-21/+63
| * Revert "abc9 followed by clean otherwise netlist could be invalid for sim"Eddie Hung2019-09-051-1/+0
| * Revert "parse_xaiger() to do "clean -purge""Eddie Hung2019-09-041-1/+1
| * abc9 followed by clean otherwise netlist could be invalid for simEddie Hung2019-09-041-0/+1
| * Remove log_cell() callsEddie Hung2019-09-041-3/+0
* | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-0528-215/+719
|\ \
| * \ Merge pull request #1312 from YosysHQ/xaig_arrivalEddie Hung2019-09-0525-196/+657
| |\ \
| | * | Resolve TODO with pin assignments for SRL*Eddie Hung2019-09-041-4/+2
| | * | Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-09-046-5/+63
| | |\ \
| | * | | Add commentsEddie Hung2019-09-021-1/+9
| | * | | Rename boxEddie Hung2019-09-021-1/+1
| | * | | Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-09-027-22/+21
| | |\ \ \
| | * | | | Make abc9 test a bit more interestingEddie Hung2019-08-301-1/+3
| | * | | | Recognise built-in types (e.g. $_DFF_*)Eddie Hung2019-08-301-3/+3
| | * | | | Remove trailing spaceEddie Hung2019-08-301-2/+2
| | * | | | Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-3041-33/+798
| | |\ \ \ \
| | * \ \ \ \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-301-1/+1
| | |\ \ \ \ \
| | * \ \ \ \ \ Merge branch 'eddie/xilinx_srl' into xaig_arrivalEddie Hung2019-08-301-4/+0
| | |\ \ \ \ \ \
| | * \ \ \ \ \ \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-3012-111/+152
| | |\ \ \ \ \ \ \
| | * | | | | | | | Use a dummy box file if none specifiedEddie Hung2019-08-283-3/+10
| | * | | | | | | | Comment out SB_MAC16 arrival time for now, need to handle all its modesEddie Hung2019-08-281-1/+1
| | * | | | | | | | Add arrival for SB_MAC16.OEddie Hung2019-08-281-0/+1
| | * | | | | | | | Add arrival times for UEddie Hung2019-08-281-0/+26
| | * | | | | | | | LX -> LPEddie Hung2019-08-281-1/+1
| | * | | | | | | | Round not floorEddie Hung2019-08-281-21/+21
| | * | | | | | | | Add LP timingsEddie Hung2019-08-281-0/+26
| | * | | | | | | | LX -> LPEddie Hung2019-08-281-1/+1
| | * | | | | | | | Merge remote-tracking branch 'origin/eddie/fix_carry_wrapper' into xaig_arrivalEddie Hung2019-08-281-0/+20
| | |\ \ \ \ \ \ \ \
| | * | | | | | | | | Do not overwrite LUT paramEddie Hung2019-08-281-1/+0
| | * | | | | | | | | Add SB_CARRY to ice40_opt testEddie Hung2019-08-281-3/+5
| | * | | | | | | | | Add ice40_opt testEddie Hung2019-08-281-0/+24
| | * | | | | | | | | Revert "Revert "Fix omode which inserts an output if none exists (otherwise a...Eddie Hung2019-08-281-7/+8
| | * | | | | | | | | Revert "Output "h" extension only if boxes"Eddie Hung2019-08-281-32/+28
| | * | | | | | | | | Merge remote-tracking branch 'origin/eddie/fix_carry_wrapper' into xaig_arrivalEddie Hung2019-08-282-1/+48
| | |\ \ \ \ \ \ \ \ \
| | * | | | | | | | | | Add arrival times for HX devicesEddie Hung2019-08-281-21/+114
| | * | | | | | | | | | Specify ice40 family to cells_sim.v using defineEddie Hung2019-08-281-1/+8
| | * | | | | | | | | | Merge remote-tracking branch 'origin/eddie/fix_carry_wrapper' into xaig_arrivalEddie Hung2019-08-285-68/+20
| | |\ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | Account for D port being a constantEddie Hung2019-08-281-4/+4
| | * | | | | | | | | | | Merge branch 'eddie/xilinx_srl' into xaig_arrivalEddie Hung2019-08-2813-225/+819
| | |\ \ \ \ \ \ \ \ \ \ \
| | * \ \ \ \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-2833-409/+1901
| | |\ \ \ \ \ \ \ \ \ \ \ \
| | * \ \ \ \ \ \ \ \ \ \ \ \ Merge branch 'xaig_arrival' of github.com:YosysHQ/yosys into xaig_arrivalEddie Hung2019-08-232-14/+1
| | |\ \ \ \ \ \ \ \ \ \ \ \ \
| | | * | | | | | | | | | | | | Revert to upstreamEddie Hung2019-08-231-2/+2
| | | * | | | | | | | | | | | | Fix spacingEddie Hung2019-08-231-1/+1
| | | * | | | | | | | | | | | | Remove unused modelEddie Hung2019-08-231-13/+0
| | * | | | | | | | | | | | | | CleanupEddie Hung2019-08-231-130/+59
| | |/ / / / / / / / / / / / /
| | * | | | | | | | | | | | | Put attributes above portEddie Hung2019-08-232-27/+62