aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
| * | Add peepopt_dffmuxextEddie Hung2019-09-043-0/+60
| | |
| * | Add peepopt_dffmuxext testsEddie Hung2019-09-041-0/+8
| | |
* | | Merge pull request #1379 from mmicko/sim_modelsEddie Hung2019-09-182-7/+162
|\ \ \ | | | | | | | | Added simulation models for Efinix and Anlogic
| * | | make note that it is for latch modeMiodrag Milanovic2019-09-181-0/+1
| | | |
| * | | better lut handlingMiodrag Milanovic2019-09-181-4/+14
| | | |
| * | | better handling of lut and begin/end addMiodrag Milanovic2019-09-181-4/+10
| | | |
| * | | Added simulation models for Efinix and AnlogicMiodrag Milanovic2019-09-152-3/+141
| | | |
* | | | Add "write_aiger -L"Clifford Wolf2019-09-181-5/+16
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Fix stupid bug in btor back-endClifford Wolf2019-09-181-1/+1
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Bump versionClifford Wolf2019-09-161-1/+1
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Merge pull request #1380 from YosysHQ/clifford/fix1372Clifford Wolf2019-09-161-2/+9
|\ \ \ \ | | | | | | | | | | Fix handling of range selects on loop variables
| * | | | Fix handling of range selects on loop variables, fixes #1372Clifford Wolf2019-09-161-2/+9
|/ / / / | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Merge pull request #1374 from YosysHQ/eddie/fix1371Eddie Hung2019-09-152-5/+25
|\ \ \ \ | | | | | | | | | | Fix two non-deterministic behaviours that cause divergence between compilers
| * | | | SpacingEddie Hung2019-09-131-1/+1
| | | | |
| * | | | Explicitly order function argumentsEddie Hung2019-09-131-4/+15
| | | | |
| * | | | Use template specialisationEddie Hung2019-09-131-2/+9
| | | | |
| * | | | Revert "SigSet<Cell*> to use stable compare class"Eddie Hung2019-09-135-6/+6
| | | | | | | | | | | | | | | | | | | | This reverts commit 4ea34aaacdf6f76e11a83d5eb2a53ba7e75f7c11.
| * | | | GrammarEddie Hung2019-09-121-1/+1
| | | | |
| * | | | static_assert to enforce this going forwardEddie Hung2019-09-121-0/+2
| | | | |
| * | | | SigSet<Cell*> to use stable compare classEddie Hung2019-09-125-6/+6
| | | | |
* | | | | xilinx: Make blackbox library family-dependent.Marcin Kościelnicki2019-09-157-1024/+19252
| | | | | | | | | | | | | | | | | | | | Fixes #1246.
* | | | | Merge pull request #1377 from YosysHQ/clifford/fixzdigitClifford Wolf2019-09-152-5/+5
|\ \ \ \ \ | |_|/ / / |/| | | | Fix handling of z_digit "?" and fix optimization of cmp with "z"
| * | | | Fix handling of z_digit "?" and fix optimization of cmp with "z"Clifford Wolf2019-09-132-5/+5
|/ / / / | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Merge pull request #1373 from YosysHQ/clifford/fix1364Clifford Wolf2019-09-132-3/+3
|\ \ \ \ | |/ / / |/| | | Fix lexing of integer literals
| * | | Fix lexing of integer literals without radixClifford Wolf2019-09-131-1/+1
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Fix lexing of integer literals, fixes #1364Clifford Wolf2019-09-122-3/+3
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Merge pull request #1370 from YosysHQ/dave/equiv_opt_multiclockDavid Shah2019-09-122-1/+23
|\ \ \ \ | |/ / / |/| | | Add equiv_opt -multiclock
| * | | Add equiv_opt -multiclockDavid Shah2019-09-112-1/+23
| | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | | Add -match-init option to dff2dffs.Marcin Kościelnicki2019-09-113-3/+77
|/ / /
* | | Merge pull request #1362 from xobs/smtbmc-msvc2-build-fixesDavid Shah2019-09-114-9/+10
|\ \ \ | | | | | | | | MSVC2 fixes
| * | | tests: ice40: fix div_mod SB_LUT4 countSean Cross2019-09-101-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This test is failing due to one of the changes present in this patchset. Adjust the test to match the newly-observed values. https://github.com/xobs/yosys/compare/smtbmc-msvc2-build-fixes...YosysHQ:xobs/pr1362 Signed-off-by: Sean Cross <sean@xobs.io>
| * | | passes: opt_share: don't statically initialize mergeable_type_mapSean Cross2019-09-091-3/+4
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | In 3d3779b0376b8204ed7637053176a07b7271ac1d this got turned from a `std::map<std::string, std::string>` to `std::map<IdString, IdString>`. Consequently, this exposed some initialization sequencing issues (#1361). Only initialize the map when it's first used, to avoid these static issues. This fixes #1361. Signed-off-by: Sean Cross <sean@xobs.io>
| * | | msys2: launcher: fix warnings and errors under g++Sean Cross2019-09-081-4/+4
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | When building under G++, certain C-isms no longer work. For example, we must now cast the return from `calloc()`. Fix `launcher.c` so that it builds under whatever $CXX is set to, which is usually a C++ compiler. Signed-off-by: Sean Cross <sean@xobs.io>
| * | | backends: smt2: use $(CXX) variable for compilerSean Cross2019-09-081-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The Makefile assumes the compiler is called `gcc`, which isn't always true. In fact, if we're building on msys2 or msys2-64, the compiler is called `i686-w64-mingw32-g++` or `x86_64-w64-mingw32-g++`. Use the variable instead of hardcoding the name, to fix building on these systems. Signed-off-by: Sean Cross <sean@xobs.io>
* | | | Bump versionClifford Wolf2019-09-101-1/+1
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Fix misspellingEddie Hung2019-09-091-1/+1
|/ / /
* | | synth_xilinx: Support init values on Spartan 6 flip-flops properly.Marcin Kościelnicki2019-09-075-53/+219
| | |
* | | techmap: Add support for extracting init values of portsMarcin Kościelnicki2019-09-073-1/+169
| | |
* | | Merge branch 'master' of github.com:YosysHQ/yosysEddie Hung2019-09-0628-215/+719
|\ \ \
| * \ \ Merge pull request #1312 from YosysHQ/xaig_arrivalEddie Hung2019-09-0525-196/+657
| |\ \ \ | | | | | | | | | | Allow arrival times of sequential outputs to be specified to abc9
| | * | | Resolve TODO with pin assignments for SRL*Eddie Hung2019-09-041-4/+2
| | | | |
| | * | | Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-09-046-5/+63
| | |\ \ \
| | * | | | Add commentsEddie Hung2019-09-021-1/+9
| | | | | |
| | * | | | Rename boxEddie Hung2019-09-021-1/+1
| | | | | |
| | * | | | Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-09-027-22/+21
| | |\ \ \ \ | | | | |_|/ | | | |/| |
| | * | | | Make abc9 test a bit more interestingEddie Hung2019-08-301-1/+3
| | | | | |
| | * | | | Recognise built-in types (e.g. $_DFF_*)Eddie Hung2019-08-301-3/+3
| | | | | |
| | * | | | Remove trailing spaceEddie Hung2019-08-301-2/+2
| | | | | |
| | * | | | Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-3041-33/+798
| | |\ \ \ \
| | * \ \ \ \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-301-1/+1
| | |\ \ \ \ \