aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-07-027-11/+87
|\
| * Merge pull request #1150 from YosysHQ/eddie/script_from_wireEddie Hung2019-07-023-8/+60
| |\ | | | | | | Add "script -select [selection]" to allow commands to be taken from wires
| | * Update test for Pass::call_on_module()Eddie Hung2019-07-021-1/+1
| | |
| | * Use Pass::call_on_module() as per @cliffordwolf commentsEddie Hung2019-07-021-1/+1
| | |
| | * Update test tooEddie Hung2019-07-021-2/+2
| | |
| | * script -select -> script -scriptwireEddie Hung2019-07-022-6/+6
| | |
| | * SpaceEddie Hung2019-07-011-0/+1
| | |
| | * Move CHANGELOG entry from yosys-0.8 to 0.9Eddie Hung2019-07-011-7/+1
| | |
| | * Merge branch 'master' into eddie/script_from_wireEddie Hung2019-07-014-5/+15
| | |\
| | * \ Merge branch 'master' into eddie/script_from_wireEddie Hung2019-06-281-1/+1
| | |\ \
| | * | | Try command in another moduleEddie Hung2019-06-281-0/+3
| | | | |
| | * | | Add to CHANGELOGEddie Hung2019-06-281-0/+6
| | | | |
| | * | | Support ability for "script -select" to take commands from wiresEddie Hung2019-06-281-8/+39
| | | | |
| | * | | Add testEddie Hung2019-06-281-0/+17
| | | | |
| * | | | Merge pull request #1153 from YosysHQ/dave/fix_multi_muxDavid Shah2019-07-023-3/+25
| |\ \ \ \ | | | | | | | | | | | | memory_dff: Fix checking of feedback mux input when more than one mux
| | * | | | memory_dff: Fix checking of feedback mux input when more than one muxDavid Shah2019-07-023-3/+25
| |/ / / / | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | / Fix read_verilog assert/assume/etc on default case label, fixes ↵Clifford Wolf2019-07-021-0/+2
| | |_|/ | |/| | | | | | | | | | | | | | | | | | YosysHQ/SymbiYosys#53 Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Safe side: all flops have different mergeability classEddie Hung2019-07-021-1/+1
| | | |
* | | | Refactor and cope with new abc_flop formatEddie Hung2019-07-012-25/+59
| | | |
* | | | Capture all data in one "abc_flop" attributeEddie Hung2019-07-011-1/+1
| | | |
* | | | Fix spacingEddie Hung2019-07-011-1/+1
| | | |
* | | | Also remove $__ABC_FF_Eddie Hung2019-07-011-1/+1
| | | |
* | | | Update abc_box_id numberingEddie Hung2019-07-012-5/+5
| | | |
* | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-07-0192-848/+3030
|\| | |
| * | | Move abc9 from yosys-0.8 to yosys-0.9 in CHANGELOGEddie Hung2019-07-011-5/+11
| | | |
| * | | Merge branch 'master' of github.com:YosysHQ/yosysEddie Hung2019-07-013-0/+4
| |\ \ \ | | |_|/ | |/| |
| | * | install *_nowide.lut filesEddie Hung2019-06-292-0/+3
| | | |
| | * | Merge pull request #1149 from gsomlo/gls-1098-abcext-fixupEddie Hung2019-06-281-0/+1
| | |\ \ | | | |/ | | |/| Make abc9 pass aware of optional ABCEXTERNAL override
| | | * Make abc9 pass aware of optional ABCEXTERNAL overrideGabriel L. Somlo2019-06-281-0/+1
| | | | | | | | | | | | | | | | Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
| * | | autotest.sh to define _AUTOTB when test_autotbEddie Hung2019-06-281-1/+1
| |/ /
| * | Replace log_assert() with meaningful log_error()Eddie Hung2019-06-281-1/+5
| | |
| * | Remove peepopt call in synth_xilinx since already in synth -run coarseEddie Hung2019-06-281-5/+0
| |/
| * Add missing CHANGELOG entriesEddie Hung2019-06-281-0/+3
| |
| * Fix spacingEddie Hung2019-06-281-2/+2
| |
| * Merge pull request #1098 from YosysHQ/xaigEddie Hung2019-06-2845-247/+3642
| |\ | | | | | | "abc9" pass for timing-aware techmapping (experimental, FPGA only, no FFs)
| | * Add generic __builtin_bswap32 functionEddie Hung2019-06-281-0/+15
| | |
| | * Also fix write_aiger for UBEddie Hung2019-06-281-26/+26
| | |
| | * Fix more potential for undefined behaviour due to container invalidationEddie Hung2019-06-281-6/+10
| | |
| | * Update synth_ice40 -device doc to be relevant for -abc9 onlyEddie Hung2019-06-281-2/+2
| | |
| | * Disable boxing of ECP5 dist RAM due to regressionEddie Hung2019-06-281-1/+1
| | |
| | * Add write address to abc_scc_break of ECP5 dist RAMEddie Hung2019-06-281-1/+1
| | |
| | * Fix DO4 typoEddie Hung2019-06-281-1/+1
| | |
| | * Reduce diff with upstreamEddie Hung2019-06-271-4/+2
| | |
| | * Extraneous newlineEddie Hung2019-06-271-1/+0
| | |
| | * Remove noise from ice40/cells_sim.vEddie Hung2019-06-271-5/+0
| | |
| | * Refactor for one "abc_carry" attribute on moduleEddie Hung2019-06-275-82/+84
| | |
| | * Merge branch 'xaig' of github.com:YosysHQ/yosys into xaigEddie Hung2019-06-272-0/+19
| | |\
| | | * Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-272-0/+19
| | | |\
| | * | | Do not use Module::remove() iterator versionEddie Hung2019-06-271-5/+6
| | | | |
| | * | | Remove redundant docEddie Hung2019-06-271-3/+0
| | | | |