Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Preserve string parameters | Clifford Wolf | 2017-02-23 | 1 | -2/+8 |
| | |||||
* | Fix mingw compile issue (2nd attempt) | Clifford Wolf | 2017-02-23 | 1 | -2/+2 |
| | |||||
* | Fix mingw compile issue (maybe.. I can't test it) | Clifford Wolf | 2017-02-23 | 1 | -2/+2 |
| | |||||
* | Added SystemVerilog support for ++ and -- | Clifford Wolf | 2017-02-23 | 2 | -1/+12 |
| | |||||
* | Update ABC to hg rev 8da4dc435b9f | Clifford Wolf | 2017-02-22 | 1 | -1/+1 |
| | |||||
* | Add "yosys-smtbmc -S <opt>" | Clifford Wolf | 2017-02-19 | 1 | -7/+18 |
| | |||||
* | Copy attributes to _TECHMAP_REPLACE_ cells | Clifford Wolf | 2017-02-16 | 1 | -2/+8 |
| | |||||
* | Fix eval implementation of $_NOR_ | Clifford Wolf | 2017-02-16 | 1 | -1/+1 |
| | |||||
* | Fix incorrect "incompatible re-declaration of wire" error in tasks/functions | Clifford Wolf | 2017-02-14 | 1 | -2/+9 |
| | |||||
* | Add warning about x/z bits left unconnected in EDIF output | Clifford Wolf | 2017-02-14 | 1 | -2/+5 |
| | |||||
* | Fix double-call of log_pop() in synth_greenpak4 | Clifford Wolf | 2017-02-14 | 1 | -2/+0 |
| | |||||
* | Merge pull request #313 from azidar/bugfix-assign-wmask | Clifford Wolf | 2017-02-14 | 3 | -27/+181 |
|\ | | | | | More progress on Firrtl backend. | ||||
| * | More progress on Firrtl backend. | Adam Izraelevitz | 2017-02-13 | 3 | -27/+181 |
|/ | | | | | Chisel -> Firrtl -> Verilog -> Firrtl -> Verilog is successful for a simple rocket-chip design. | ||||
* | Do not fix port widths on any blackbox instances | Clifford Wolf | 2017-02-13 | 1 | -1/+1 |
| | |||||
* | Fix techmap for inout ports connected to inout ports | Clifford Wolf | 2017-02-13 | 1 | -2/+7 |
| | |||||
* | Do not eagerly fix port widths on parameterized cells | Clifford Wolf | 2017-02-12 | 1 | -0/+3 |
| | |||||
* | Add "yosys -w" for suppressing warnings | Clifford Wolf | 2017-02-12 | 3 | -11/+34 |
| | |||||
* | Add support for verific mem initialization | Clifford Wolf | 2017-02-11 | 1 | -0/+38 |
| | |||||
* | Fix another stupid bug in the same line | Clifford Wolf | 2017-02-11 | 1 | -1/+1 |
| | |||||
* | Add verific support for initialized variables | Clifford Wolf | 2017-02-11 | 1 | -3/+47 |
| | |||||
* | Improve handling of Verific warnings and error messages | Clifford Wolf | 2017-02-11 | 1 | -4/+10 |
| | |||||
* | Fix extremely stupid typo | Clifford Wolf | 2017-02-11 | 1 | -1/+1 |
| | |||||
* | Add log_wire() API | Clifford Wolf | 2017-02-11 | 2 | -0/+8 |
| | |||||
* | Fixed some "used uninitialized" warnings in opt_expr | Clifford Wolf | 2017-02-11 | 1 | -1/+2 |
| | |||||
* | Evaluate all the $(shell ...) stuff for CXXFLAGS et al only once | Clifford Wolf | 2017-02-11 | 1 | -3/+3 |
| | |||||
* | Merge branch 'stv0g-master' | Clifford Wolf | 2017-02-11 | 2 | -21/+40 |
|\ | |||||
| * | Make MacOS Makefile stuff more compact | Clifford Wolf | 2017-02-11 | 1 | -8/+0 |
| | | |||||
| * | Merge branch 'master' of https://github.com/stv0g/yosys into stv0g-master | Clifford Wolf | 2017-02-11 | 2 | -21/+48 |
|/| | |||||
| * | Use pkg-config for linking tcl-tk | Steffen Vogel | 2017-02-10 | 1 | -3/+5 |
| | | | | | | | | Both MacPorts and Homebrew have a pkg-config file for TCL. So lets use it. | ||||
| * | Dont mix Homebrew and MacPorts build options | Steffen Vogel | 2017-02-10 | 1 | -2/+1 |
| | | |||||
| * | Remove space after backslash | Steffen Vogel | 2017-02-09 | 1 | -1/+1 |
| | | |||||
| * | Applied fixes from @joshhead (thanks for your effors!) | Steffen Vogel | 2017-02-09 | 2 | -5/+7 |
| | | |||||
| * | Added notes for compilation on OS X | Steffen Vogel | 2017-02-07 | 1 | -3/+13 |
| | | |||||
| * | Fix compilation on OS X in order to support both MacPorts and Homebrew | Steffen Vogel | 2017-02-07 | 1 | -13/+25 |
| | | |||||
| * | Allow standard tools to be overwritten in make invocation | Steffen Vogel | 2017-02-07 | 1 | -3/+3 |
| | | |||||
| * | use Homebrew only if installed | Steffen Vogel | 2017-01-31 | 1 | -6/+8 |
| | | |||||
* | | Add optimization of (a && 1'b1) and (a || 1'b0) | Clifford Wolf | 2017-02-11 | 1 | -7/+22 |
| | | |||||
* | | Merge pull request #308 from C-Elegans/opt_compare_fix_pr | Clifford Wolf | 2017-02-11 | 1 | -1/+19 |
|\ \ | | | | | | | Fix issue #306, "Bug in opt -full" | ||||
| * | | Fix issue #306, "Bug in opt -full" | C-Elegans | 2017-02-10 | 1 | -1/+19 |
|/ / | | | | | | | | | | | Add check for whether the high bit in the constant expression is greater than the width of the variable, and optimizes that to a constant 1 or 0 | ||||
* | | Fix handling of init attributes with strange width | Clifford Wolf | 2017-02-09 | 2 | -3/+9 |
| | | |||||
* | | Add checker support to verilog front-end | Clifford Wolf | 2017-02-09 | 3 | -14/+33 |
| | | |||||
* | | Add "rand" and "rand const" verific support | Clifford Wolf | 2017-02-09 | 1 | -0/+41 |
| | | |||||
* | | Add SV "rand" and "const rand" support | Clifford Wolf | 2017-02-08 | 3 | -10/+33 |
| | | |||||
* | | Add PSL parser mode to verific front-end | Clifford Wolf | 2017-02-08 | 1 | -2/+17 |
| | | |||||
* | | Add "read_blif -wideports" | Clifford Wolf | 2017-02-06 | 2 | -5/+77 |
| | | |||||
* | | Fix undef propagation bug in $pmux SAT model | Clifford Wolf | 2017-02-05 | 1 | -14/+4 |
| | | |||||
* | | Update ABC to hg rev a2fcd1cc61a6 | Clifford Wolf | 2017-02-05 | 1 | -1/+1 |
| | | |||||
* | | Merge pull request #304 from esden/gsed-darwin | Clifford Wolf | 2017-02-05 | 1 | -1/+1 |
|\ \ | | | | | | | Use gsed vs sed on Darwin. | ||||
| * | | Use -E sed parameter instead of -r. | Piotr Esden-Tempski | 2017-02-04 | 1 | -1/+1 |
|/ / | | | | | | | | | BSD sed equivalent to -r parameter is -E and it is also supported in GNU sed thus using -E results in support on both platforms. | ||||
* | | Add assert check in "yosys-smtbmc -c" | Clifford Wolf | 2017-02-04 | 1 | -7/+28 |
| | |