aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Clarifies use of integers, and character set.Robert Baruch2020-11-251-4/+12
* Clarifies processes, corrects some attributesRobert Baruch2020-11-251-29/+46
* Refactors for attributes.Robert Baruch2020-11-241-50/+50
* Cleans up some descriptions and syntaxRobert Baruch2020-11-241-25/+43
* Adds missing "end" and eol to module.Robert Baruch2020-11-221-1/+1
* Update to Values #2Robert Baruch2020-11-221-1/+1
* Update to Values sectionRobert Baruch2020-11-221-2/+2
* Adds appendix on RTLIL text formatRobert Baruch2020-11-223-0/+260
* Bump versionYosys Bot2020-11-211-1/+1
* Merge pull request #2443 from YosysHQ/dave/nexus-mult-inferMiodrag Milanović2020-11-204-13/+151
|\
| * nexus: DSP inference supportDavid Shah2020-11-204-13/+151
|/
* Bump versionYosys Bot2020-11-191-1/+1
* Merge pull request #2441 from YosysHQ/dave/nexus_dsp_simMiodrag Milanović2020-11-183-250/+573
|\
| * nexus: Add DSP simulation modelDavid Shah2020-11-183-250/+573
* | Fix duplicated parameter name typoMiodrag Milanovic2020-11-181-1/+1
* | Bump versionYosys Bot2020-11-171-1/+1
* | backends/blif: Remove unused vector of strings (#2420)William Woodruff2020-11-161-57/+53
* | Merge pull request #2438 from kbeckmann/gowin_rpllMiodrag Milanović2020-11-161-0/+45
|\ \
| * | synth_gowin: Add rPLL blackboxKonrad Beckmann2020-11-111-0/+45
|/ /
* | Bump versionYosys Bot2020-11-111-1/+1
* | Merge pull request #2433 from YosysHQ/paths_as_globalsMiodrag Milanović2020-11-104-43/+63
|\ \
| * | Expose abc and data paths as globalsMiodrag Milanovic2020-11-064-43/+63
| |/
* | Bump versionYosys Bot2020-11-081-1/+1
* | Merge pull request #2414 from zeldin/abc-depend-clang-fixwhitequark2020-11-071-0/+4
|\ \
| * | Prevent CXXFLAGS from leaking to abc MakefileMarcus Comstedt2020-11-071-0/+4
* | | Merge pull request #2432 from Xiretza/nexus-testsMiodrag Milanović2020-11-071-19/+3
|\ \ \ | |_|/ |/| |
| * | Update nexus arch tests to new harnessXiretza2020-10-291-19/+3
| |/
* | Bump versionYosys Bot2020-11-031-1/+1
* | Merge pull request #2426 from whitequark/cxxrtl-auto-topwhitequark2020-11-021-7/+26
|\ \
| * | cxxrtl: run `hierarchy -auto-top` if no top module is present.whitequark2020-11-021-7/+26
|/ /
* | Bump versionYosys Bot2020-11-021-1/+1
* | Merge pull request #2425 from whitequark/cxxrtl-meminit-constnesswhitequark2020-11-011-2/+4
|\ \
| * | cxxrtl: don't assert on non-constant $meminit inputs.whitequark2020-11-011-2/+4
|/ /
* | Merge pull request #2424 from whitequark/cxxrtl-multiple-driverswhitequark2020-11-011-0/+2
|\ \
| * | cxxrtl: don't assert on wires with multiple drivers.whitequark2020-11-011-0/+2
|/ /
* | Bump versionYosys Bot2020-11-011-1/+1
* | Merge pull request #2416 from QuantamHD/masterwhitequark2020-10-311-1/+6
|\ \
| * | This patch adds support for defining the ABC location at runtime instead of a...Ethan Mahintorabi2020-10-281-1/+6
| |/
* | Bump versionYosys Bot2020-10-311-1/+1
* | Update verific versionMiodrag Milanovic2020-10-301-1/+1
|/
* Bump versionYosys Bot2020-10-251-1/+1
* xilinx: Fix attributes_test.ysMarcelina Kościelnicka2020-10-241-4/+2
* Bump versionYosys Bot2020-10-231-1/+1
* nexus: Add make_transp to BRAMsDavid Shah2020-10-221-0/+3
* Merge pull request #2403 from nakengelhardt/sim_timescaleN. Engelhardt2020-10-221-0/+21
|\
| * use strftime instead of put_time for gcc 4.8 compatibilityN. Engelhardt2020-10-211-4/+5
| * wild guessing at the problem because it builds fine on my machinesN. Engelhardt2020-10-161-0/+3
| * sim -vcd: add date, version, and option for timescaleN. Engelhardt2020-10-161-0/+17
* | memory_dff: Fix needlessly duplicating enable bits.Marcelina Kościelnicka2020-10-222-0/+32
* | Bump versionYosys Bot2020-10-221-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-19 21:42:38 +0000