aboutsummaryrefslogtreecommitdiffstats
path: root/tests/arch/ice40/mux.ys
diff options
context:
space:
mode:
Diffstat (limited to 'tests/arch/ice40/mux.ys')
-rw-r--r--tests/arch/ice40/mux.ys8
1 files changed, 8 insertions, 0 deletions
diff --git a/tests/arch/ice40/mux.ys b/tests/arch/ice40/mux.ys
new file mode 100644
index 000000000..182b49499
--- /dev/null
+++ b/tests/arch/ice40/mux.ys
@@ -0,0 +1,8 @@
+read_verilog mux.v
+proc
+flatten
+equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 # equivalency check
+design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
+cd top # Constrain all select calls below inside the top module
+select -assert-count 19 t:SB_LUT4
+select -assert-none t:SB_LUT4 %% t:* %D