aboutsummaryrefslogtreecommitdiffstats
path: root/mistral
Commit message (Collapse)AuthorAgeFilesLines
* cyclonev_hps_interface_mpu_general_purpose: Use a id_ identifierOlivier Galibert2021-10-152-1/+3
|
* mistral: Add support for cyclonev_hps_interface_mpu_general_purposeOlivier Galibert2021-10-143-0/+15
|
* mistral: Fix MLAB clusteringgatecat2021-10-112-2/+9
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* clangformatgatecat2021-10-112-29/+42
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* Merge pull request #843 from Ravenslofty/lofty/mistral-basic-timinggatecat2021-10-113-21/+256
|\ | | | | mistral: very basic timing info
| * mistral: very basic timing infoLofty2021-10-103-21/+256
| |
* | mistral: clean up bel init slightlyLofty2021-10-081-18/+6
|/
* mistral: Adding support for MLABs as memorygatecat2021-10-058-21/+235
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Add bel pins for MLAB write portgatecat2021-10-032-19/+38
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* clangformatgatecat2021-08-261-3/+3
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Permute MLAB init bits correctlygatecat2021-08-241-0/+22
|
* mistral: Use MLABs as if they're LABs (for now)Lofty2021-08-174-50/+63
| | | | Signed-off-by: Lofty <dan.ravensloft@gmail.com>
* mistral: Include mistral generated files in include dirsgatecat2021-08-151-1/+1
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Fix pip binding checkgatecat2021-08-141-4/+11
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* Fixing old emails and names in copyrightsgatecat2021-06-122-2/+2
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Remove mistral root argumentgatecat2021-06-043-7/+1
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Build libmistral as a cmake subdirgatecat2021-06-041-4/+3
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* Remove redundant code after hashlib movegatecat2021-06-021-29/+2
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* Use hashlib in most remaining codegatecat2021-06-021-2/+2
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* Using hashlib in archesgatecat2021-06-025-20/+19
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* Use hashlib for core netlist structuresgatecat2021-06-024-25/+25
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* Add hash() member functionsgatecat2021-06-021-0/+4
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Fix nextpnr build with LLVMgatecat2021-06-023-4/+4
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Make RBF compression optionalgatecat2021-05-302-1/+9
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: add getChipNameLofty2021-05-151-1/+1
| | | | Signed-off-by: Lofty <dan.ravensloft@gmail.com>
* mistral: Add MISTRAL_CLKBUF cell typegatecat2021-05-155-1/+15
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Tidying upgatecat2021-05-1510-10/+10
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Make router2 the defaultgatecat2021-05-151-1/+1
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Speed up bel binding and checkinggatecat2021-05-151-4/+18
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Workaround for weird SCLR issuegatecat2021-05-151-0/+7
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Fix ENA and ACLR bitstream generationgatecat2021-05-154-4/+11
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Disable global buffers that are currently brokengatecat2021-05-151-0/+2
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Compensate for EF_SEL mirroring in validity checkgatecat2021-05-151-2/+2
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Fix EF_SEL and BTO_DISgatecat2021-05-152-4/+5
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: PKREG bits appear to be mirrored within a half?gatecat2021-05-151-2/+3
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Debugging flipflopsgatecat2021-05-151-3/+4
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Trim SDATA if SLOAD is lowgatecat2021-05-151-0/+9
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: FF&CLKBUF fixes, part 1gatecat2021-05-152-1/+10
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: First pass at FF and CLKBUF bitgengatecat2021-05-152-18/+115
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Account for TD input count limitgatecat2021-05-154-9/+128
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* msitral: Fix pip iterator Python bindingsgatecat2021-05-151-2/+2
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Implement PIP locations, toogatecat2021-05-151-1/+1
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Implement bounding boxes for router2gatecat2021-05-152-1/+15
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Debugging carry chain issuesgatecat2021-05-152-13/+34
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Adding FF control set reservationgatecat2021-05-153-58/+148
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Carry fixesgatecat2021-05-152-3/+16
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Carry debugginggatecat2021-05-153-41/+11
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Write arith mode to bitstream (not yet functional)gatecat2021-05-152-2/+18
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: First pass at carry packinggatecat2021-05-154-8/+82
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: FF validity checking fixesgatecat2021-05-151-7/+13
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-11 08:42:54 +0000