| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| ... | |
| * | ice40/pack: During IO packing, remove any unused input connection | Sylvain Munaut | 2019-04-11 | 1 | -0/+13 |
| * | ice40: Don't constrain to a PLL bel that has already been used | David Shah | 2019-04-01 | 1 | -0/+2 |
| * | ice40: Add support for SB_I2C and SB_SPI | Sylvain Munaut | 2019-03-25 | 1 | -1/+18 |
| * | ice40: PLLs can't conflict with themselves | David Shah | 2019-02-09 | 1 | -0/+2 |
| * | ice40: Don't create PLLOUT_B buffer for single-output PLL variants | David Shah | 2019-02-09 | 1 | -1/+6 |
| * | Merge pull request #211 from smunaut/ice40_ram_attrs | David Shah | 2019-01-21 | 1 | -0/+4 |
| |\ |
|
| | * | ice40/pack: Copy attributes to packed RAM cells | Sylvain Munaut | 2019-01-19 | 1 | -0/+4 |
| * | | ice40: Add error message if a selected site is not Global Buffer capable | Sylvain Munaut | 2019-01-18 | 1 | -0/+4 |
| |/ |
|
| * | ice40: Improve handling of unconstrained IO | David Shah | 2018-12-26 | 1 | -3/+0 |
| * | ice40: Fix LOCK feedthrough insertion with carry or >8 LUTs | David Shah | 2018-12-20 | 1 | -4/+10 |
| * | ice40: Report error for unsupported PLL FEEDBACK_PATH values | David Shah | 2018-12-06 | 1 | -7/+11 |
| * | ice40: add reset global promotion threshold. | whitequark | 2018-12-04 | 1 | -1/+3 |
| * | ice40: Add support for placing SB_LEDDA_IP block. | Daniel Serpell | 2018-12-01 | 1 | -0/+4 |
| * | ice40: Add a warning for unconstrained IO | David Shah | 2018-11-29 | 1 | -6/+5 |
| * | Merge pull request #157 from whitequark/fanout-thresh | David Shah | 2018-11-29 | 1 | -1/+1 |
| |\ |
|
| | * | ice40: raise CE global promotion threshold. | whitequark | 2018-11-29 | 1 | -1/+1 |
| * | | ice40: print fanout of nets promoted to globals. | whitequark | 2018-11-28 | 1 | -7/+11 |
| |/ |
|
| * | ice40: Try to be helpful and suggest using PAD PLL instead of CORE | Sylvain Munaut | 2018-11-28 | 1 | -2/+14 |
| * | ice40: Revamp the whole PLL placement/validity check logic | Sylvain Munaut | 2018-11-28 | 1 | -72/+200 |
| * | ice40: Finer-grained control of global promotion | David Shah | 2018-11-27 | 1 | -2/+4 |
| * | ice40: During global promotion, only promote if this will actually fit ! | Sylvain Munaut | 2018-11-26 | 1 | -6/+32 |
| * | ice40: Fix disconnection of PACKAGEPIN for PAD PLLs | David Shah | 2018-11-24 | 1 | -0/+2 |
| * | ice40/pll: Fix typo when testing for global port output net | Sylvain Munaut | 2018-11-20 | 1 | -1/+1 |
| * | ice40: Add support for SB_RGBA_DRV | Sylvain Munaut | 2018-11-19 | 1 | -2/+33 |
| * | ice40: Add global network output support for LFOSC/HFOSC | Sylvain Munaut | 2018-11-19 | 1 | -2/+10 |
| * | ice40/pack: Add helper to constain cells that are unique in the FPGA | Sylvain Munaut | 2018-11-19 | 1 | -0/+16 |
| * | ice40: Add support for SB_GB_IO | Sylvain Munaut | 2018-11-19 | 1 | -8/+25 |
| * | ice40: Add support for PLL global outputs via PADIN | Sylvain Munaut | 2018-11-19 | 1 | -40/+23 |
| * | ice40: Introduce the concept of forPadIn SB_GB | Sylvain Munaut | 2018-11-19 | 1 | -1/+28 |
| * | ice40/pll: Add proper support for PLLOUT_SELECT_xxx attributes | Sylvain Munaut | 2018-11-19 | 1 | -0/+18 |
| * | ice40: Minor fix in predicate checking for logic port | Sylvain Munaut | 2018-11-19 | 1 | -2/+3 |
| * | ice40/pack: Stop looking for BEL when we have one during PLL placement | Sylvain Munaut | 2018-11-19 | 1 | -0/+1 |
| * | ice40/pack: Allow PLL to be constrained via 'BEL' attributes | Sylvain Munaut | 2018-11-19 | 1 | -0/+10 |
| * | ice40/pack: Make sure we don't use a LOCKED bel when placing PLL | Sylvain Munaut | 2018-11-19 | 1 | -0/+2 |
| * | ice40: Add warning if an instanciated SB_IO has its PACKAGE_PIN used elsewhere | Sylvain Munaut | 2018-11-16 | 1 | -0/+5 |
| * | timing: Add support for clock constraints | David Shah | 2018-11-12 | 1 | -0/+8 |
| * | timing: iCE40 Arch API changes for clocking info | David Shah | 2018-11-12 | 1 | -1/+2 |
| * | Add info message for promoted global nets | Clifford Wolf | 2018-10-03 | 1 | -0/+2 |
| * | ice40: Add error for bad PACKAGE_PIN connections | David Shah | 2018-10-03 | 1 | -2/+13 |
| * | clangformat | David Shah | 2018-09-30 | 1 | -15/+23 |
| * | Merge pull request #79 from YosysHQ/ice40lvds | Clifford Wolf | 2018-09-25 | 1 | -1/+1 |
| |\ |
|
| | * | ice40: Tristate IO support fixes | David Shah | 2018-09-24 | 1 | -1/+1 |
| * | | Merge pull request #76 from YosysHQ/plloutglobal_fix | Clifford Wolf | 2018-09-25 | 1 | -2/+36 |
| |\ \ |
|
| | * | | Added required checks for PLL and fixed messages eol | Miodrag Milanovic | 2018-09-19 | 1 | -3/+31 |
| | * | | Add needed PLLOUTGLOBAL ports and mapped it properly | Miodrag Milanovic | 2018-09-12 | 1 | -0/+6 |
| | |/ |
|
| * / | ice40: Fix carry packer bug | David Shah | 2018-09-25 | 1 | -2/+2 |
| |/ |
|
| * | ice40: make PLL packing more robust | Sergiusz Bazanski | 2018-08-19 | 1 | -11/+26 |
| * | Get rid of PortPin and BelType (ice40, generic, docs) | Clifford Wolf | 2018-08-08 | 1 | -3/+3 |
| * | Fixing constraint placement bugs | David Shah | 2018-08-03 | 1 | -2/+3 |
| * | Reworking packer and placer to use new generic rel legaliser | David Shah | 2018-08-03 | 1 | -0/+3 |
