| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | nexus: Fix getBelGlobalBuf | gatecat | 2021-09-02 | 1 | -1/+5 |
| * | router2: Fix explored count | gatecat | 2021-09-02 | 1 | -0/+2 |
| * | Merge pull request #790 from acomodi/place-only-same-cluster-in-site | gatecat | 2021-08-31 | 4 | -11/+24 |
| |\ |
|
| | * | interchange: clusters: fix other cluster allowance checks in same site | Alessandro Comodi | 2021-08-31 | 1 | -7/+2 |
| | * | interchange: entirely disable cache when binding site routing | Alessandro Comodi | 2021-08-31 | 1 | -6/+6 |
| | * | gh: interchange: bump python-interchange tag | Alessandro Comodi | 2021-08-31 | 1 | -1/+1 |
| | * | interchange: disallow placing cells on sites with clusters | Alessandro Comodi | 2021-08-27 | 2 | -4/+22 |
| |/ |
|
| * | clangformat | gatecat | 2021-08-26 | 1 | -3/+3 |
| * | Merge pull request #805 from YosysHQ/gatecat/py-portref-byvalue | gatecat | 2021-08-26 | 1 | -10/+10 |
| |\ |
|
| | * | python: Wrap PortRef by value | gatecat | 2021-08-26 | 1 | -10/+10 |
| |/ |
|
| * | Merge pull request #710 from Ravenslofty/mistral-mlab-as-lab | gatecat | 2021-08-24 | 4 | -50/+85 |
| |\ |
|
| | * | mistral: Permute MLAB init bits correctly | gatecat | 2021-08-24 | 1 | -0/+22 |
| | * | mistral: Use MLABs as if they're LABs (for now) | Lofty | 2021-08-17 | 4 | -50/+63 |
| * | | clangformat | gatecat | 2021-08-24 | 1 | -5/+5 |
| * | | Merge pull request #801 from yrabbit/TRBL-style | gatecat | 2021-08-23 | 1 | -5/+37 |
| |\ \ |
|
| | * | | gowin: Add the IO[TRBL]style placement recognition | YRabbit | 2021-08-23 | 1 | -5/+37 |
| * | | | Merge pull request #802 from YosysHQ/gatecat/python-rt-dly | gatecat | 2021-08-23 | 2 | -0/+13 |
| |\ \ \
| |/ /
|/| | |
|
| | * | | python: Allow querying route delays | gatecat | 2021-08-23 | 2 | -0/+13 |
| |/ / |
|
| * | | Merge pull request #798 from kleinai/extref-loc | gatecat | 2021-08-19 | 1 | -6/+44 |
| |\ \ |
|
| | * | | Make EXTREFB handling more robust | Aidan Klein | 2021-08-18 | 1 | -6/+44 |
| * | | | Merge pull request #800 from smunaut/fix_py_portrefvector | gatecat | 2021-08-19 | 1 | -0/+2 |
| |\ \ \
| |_|/
|/| | |
|
| | * | | pybindings: Fix mapping for PortRefVector | Sylvain Munaut | 2021-08-19 | 1 | -0/+2 |
| |/ / |
|
| * | | Merge pull request #794 from YosysHQ/gatecat/router2p5 | gatecat | 2021-08-16 | 3 | -432/+444 |
| |\ \ |
|
| | * | | router2: Add experimental timing-driven ripup option | gatecat | 2021-08-15 | 3 | -14/+67 |
| | * | | router2: Alternative congestion cost schedule | gatecat | 2021-08-15 | 1 | -1/+1 |
| | * | | router2: Adding some criticality heuristics | gatecat | 2021-08-15 | 1 | -13/+29 |
| | * | | router2: Improved bidir routing and data structures | gatecat | 2021-08-15 | 1 | -415/+358 |
| |/ / |
|
| * | | Merge pull request #795 from YosysHQ/gatecat/mistral-include-fix | gatecat | 2021-08-15 | 3 | -3/+3 |
| |\ \ |
|
| | * | | mistral: Include mistral generated files in include dirs | gatecat | 2021-08-15 | 3 | -3/+3 |
| |/ / |
|
| * | | mistral: Fix pip binding check | gatecat | 2021-08-14 | 1 | -4/+11 |
| * | | clangformat | gatecat | 2021-08-14 | 1 | -2/+3 |
| * | | Merge pull request #793 from gregdavill/ecp5_diff_od | gatecat | 2021-08-14 | 1 | -1/+13 |
| |\ \
| |/
|/| |
|
| | * | ecp5: Enable OPENDRAIN on differential outputs | Greg Davill | 2021-08-14 | 1 | -1/+13 |
| |/ |
|
| * | Merge pull request #791 from yrabbit/wip | gatecat | 2021-08-06 | 2 | -7/+14 |
| |\ |
|
| | * | gowin: Change the constraint parser to support multiple options per line. Add... | YRabbit | 2021-08-06 | 2 | -7/+14 |
| |/ |
|
| * | Merge pull request #789 from YosysHQ/gatecat/ecp5-pdp-outreg | gatecat | 2021-08-03 | 1 | -1/+4 |
| |\ |
|
| | * | ecp5: Copy REGMODE in PDP mode to both A and B ports | gatecat | 2021-08-02 | 1 | -1/+4 |
| |/ |
|
| * | Merge pull request #787 from YosysHQ/gatecat/report | gatecat | 2021-07-30 | 9 | -1/+136 |
| |\ |
|
| | * | common: Add JSON timing and utilisation report | gatecat | 2021-07-29 | 4 | -0/+105 |
| | * | basectx: Add a field to store timing results | gatecat | 2021-07-29 | 5 | -1/+31 |
| * | | Merge pull request #788 from YosysHQ/gatecat/router2-ice40 | gatecat | 2021-07-30 | 1 | -1/+9 |
| |\ \
| |/
|/| |
|
| | * | router2: Mark dest as visited during backwards routing | gatecat | 2021-07-30 | 1 | -0/+4 |
| | * | router2: Improve debugability of pip conflicts | gatecat | 2021-07-29 | 1 | -1/+5 |
| |/ |
|
| * | Merge pull request #785 from YosysHQ/gatecat/nexus2glb2fabric | gatecat | 2021-07-29 | 2 | -2/+37 |
| |\ |
|
| | * | nexus: Fix routeing of global clocks that also drive fabric | gatecat | 2021-07-28 | 2 | -2/+37 |
| |/ |
|
| * | Merge pull request #784 from YosysHQ/gatecat/nexus-ddr | gatecat | 2021-07-28 | 5 | -4/+154 |
| |\ |
|
| | * | nexus: Basic packer and FASM support for I/ODDR | gatecat | 2021-07-28 | 4 | -2/+124 |
| | * | nexus: Add IOLOGIC pins data | gatecat | 2021-07-28 | 3 | -2/+30 |
| * | | Merge pull request #783 from YosysHQ/gatecat/router2-crit-update | gatecat | 2021-07-28 | 1 | -1/+43 |
| |\ \
| |/
|/| |
|
| | * | router2: Update route delays even when routes are congested | gatecat | 2021-07-28 | 1 | -1/+43 |
| |/ |
|
