Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | proper update of empty decal | Miodrag Milanovic | 2018-10-25 | 1 | -4/+2 |
| | |||||
* | Merge pull request #95 from msgctl/fix/msgctl/gl-performance | Miodrag Milanović | 2018-10-24 | 5 | -86/+180 |
|\ | | | | | gui: improved FPGAViewWidget::paintGL() performance | ||||
| * | gui: improved FPGAViewWidget::paintGL() performance | Mateusz Zalega | 2018-10-23 | 5 | -86/+180 |
| | | | | | | | | | | | | | | | | | | Profiling revealed that memcpy() in QOpenGLBuffer::allocate() had been taking the most time during paintGL() calls. I've been able to take the CPU usage down to about 1/4 of its previous values by caching elements in VBOs and updating them only after subsequent calls to renderGraphicElement(). Signed-off-by: Mateusz Zalega <mateusz@appliedsourcery.com> | ||||
* | | Merge pull request #94 from daveshah1/ecp5_dsp | David Shah | 2018-10-24 | 4 | -15/+939 |
|\ \ | |/ |/| | Adding basic multiplier support for ECP5 | ||||
| * | ecp5: DSP fixes | David Shah | 2018-10-22 | 2 | -33/+42 |
| | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
| * | ecp5: Working on DSPs | David Shah | 2018-10-22 | 2 | -83/+200 |
| | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
| * | ecp5: Adding DSP support | David Shah | 2018-10-21 | 3 | -1/+799 |
|/ | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
* | ecp5: Implement ECP5 equivalent of c9059fc | David Shah | 2018-10-21 | 1 | -0/+9 |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
* | Merge pull request #92 from YosysHQ/python-cmdline | David Shah | 2018-10-21 | 2 | -15/+41 |
|\ | | | | | Allow running Python scripts for all points in flow | ||||
| * | common: Allow running Python scripts for all points in flow | David Shah | 2018-10-17 | 2 | -15/+41 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | | Merge pull request #89 from YosysHQ/ecp5_bram | David Shah | 2018-10-17 | 10 | -10/+619 |
|\ \ | |/ |/| | ECP5 BRAM support | ||||
| * | clangformat | David Shah | 2018-10-16 | 2 | -5/+9 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | ecp5: Add support for correct tile naming in all variants | David Shah | 2018-10-16 | 4 | -4/+84 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | ecp5: Add DP16KD timing analysis | David Shah | 2018-10-16 | 1 | -2/+29 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | ecp5: Optimise DCC placement | David Shah | 2018-10-14 | 1 | -3/+12 |
| | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
| * | ecp5: Fix BRAM tile names | David Shah | 2018-10-11 | 1 | -1/+1 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | placer: Fix conflicts during constraint legalisation | David Shah | 2018-10-11 | 1 | -0/+6 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | ecp5: Fixing BRAM initialisation | David Shah | 2018-10-10 | 1 | -4/+14 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | ecp5: Working on BRAM initialisation | David Shah | 2018-10-09 | 3 | -0/+82 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | ecp5: BRAM improvements with constant/inverted inputs | David Shah | 2018-10-06 | 2 | -14/+80 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | ecp5: Fixing EBR constant tie-offs | David Shah | 2018-10-05 | 2 | -1/+51 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | ecp5: Bitstream gen for DP16KD BRAM | David Shah | 2018-10-05 | 1 | -0/+98 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | ecp5: Infrastructure for BRAM bitstream gen | David Shah | 2018-10-05 | 3 | -0/+56 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | ecp5: Dummy timing entry for BRAM | David Shah | 2018-10-05 | 1 | -0/+3 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | ecp5: Adding constids for blockram | David Shah | 2018-10-05 | 1 | -0/+118 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | | Recalculate max zoom level depending of arch | Miodrag Milanovic | 2018-10-14 | 2 | -7/+9 |
| | | |||||
* | | Merge pull request #88 from YosysHQ/issue72 | Eddie Hung | 2018-10-11 | 2 | -23/+19 |
|\ \ | |/ |/| | Resolve issue #72 | ||||
| * | [timing] Restore and skip false startpoints | Eddie Hung | 2018-09-15 | 1 | -17/+6 |
| | | |||||
| * | [ice40] TimingPortClass of LC.O ports without any inputs now TMG_IGNORE | Eddie Hung | 2018-09-15 | 1 | -6/+13 |
| | | |||||
* | | Merge pull request #83 from YosysHQ/ecp5_dram | David Shah | 2018-10-03 | 10 | -9/+329 |
|\ \ | | | | | | | Adding support for ECP5 distributed RAM | ||||
| * | | ecp5: Negative clock support, general slice improvements | David Shah | 2018-10-02 | 3 | -4/+41 |
| | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
| * | | ecp5: Small DRAM routing fixes | David Shah | 2018-10-01 | 2 | -7/+25 |
| | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
| * | | clangformat | David Shah | 2018-10-01 | 4 | -9/+5 |
| | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
| * | | ecp5: Fix packing of FFs into carry/DRAM slices | David Shah | 2018-10-01 | 1 | -4/+12 |
| | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
| * | | ecp5: Fix DRAM initialisation | David Shah | 2018-10-01 | 1 | -2/+2 |
| | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
| * | | ecp5: Remove broken DRAM timing arc | David Shah | 2018-10-01 | 1 | -2/+2 |
| | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
| * | | ecp5: Debugging DRAM packing | David Shah | 2018-10-01 | 5 | -6/+40 |
| | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
| * | | ecp5: Working on DRAM packing | David Shah | 2018-10-01 | 2 | -1/+68 |
| | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
| * | | ecp5: Handling of DRAM initialisation and wiring | David Shah | 2018-10-01 | 1 | -1/+59 |
| | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
| * | | design_utils: Adding some design helper functions | David Shah | 2018-10-01 | 2 | -0/+36 |
| | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
| * | | ecp5: Helper functions for distributed RAM support | David Shah | 2018-10-01 | 4 | -0/+66 |
| | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
* | | | Merge pull request #86 from YosysHQ/ice40globprom_pr | Clifford Wolf | 2018-10-03 | 1 | -0/+2 |
|\ \ \ | | | | | | | | | Add info message for promoted global nets | ||||
| * | | | Add info message for promoted global nets | Clifford Wolf | 2018-10-03 | 1 | -0/+2 |
|/ / / | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | | | Merge pull request #85 from YosysHQ/issue84 | David Shah | 2018-10-03 | 1 | -2/+13 |
|\ \ \ | | | | | | | | | ice40: Add error for bad PACKAGE_PIN connections | ||||
| * | | | ice40: Add error for bad PACKAGE_PIN connections | David Shah | 2018-10-03 | 1 | -2/+13 |
|/ / / | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
* | | | Merge pull request #82 from YosysHQ/ecp5_carry | David Shah | 2018-10-01 | 10 | -75/+512 |
|\| | | | | | | | | Adding ECP5 carry support | ||||
| * | | ecp5: Improve handling of constant CCU2C inputs | David Shah | 2018-10-01 | 1 | -9/+65 |
| | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
| * | | ecp5: Fix carry feed out | David Shah | 2018-09-30 | 1 | -1/+1 |
| | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
| * | | ecp5: Improve mixed no-FF/FF placement | David Shah | 2018-09-30 | 4 | -30/+45 |
| | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
| * | | ecp5: Carry packing fixes | David Shah | 2018-09-30 | 1 | -13/+18 |
| | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> |