aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Add "nextpnr.h"Clifford Wolf2018-06-1123-78/+99
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Remove pool, dict, vector namespace aliasesClifford Wolf2018-06-119-89/+95
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Add conflicting=false argument to bind gettersClifford Wolf2018-06-113-9/+11
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Proper looking output in python consoleMiodrag Milanovic2018-06-111-7/+12
|
* OpenGL library portable way of usingMiodrag Milanovic2018-06-111-1/+2
|
* Fixed portability issue, now it works on msys2 windows build as wellMiodrag Milanovic2018-06-111-2/+3
|
* nice way to get main windowMiodrag Milanovic2018-06-102-3/+15
|
* Draw fpga modelMiodrag Milanovic2018-06-103-13/+67
|
* Propagate design to widgetMiodrag Milanovic2018-06-103-0/+5
|
* Pass design to gui, display chip nameMiodrag Milanovic2018-06-108-5/+45
|
* Improving 5k supportDavid Shah2018-06-104-22/+59
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Fix iCE40 routing graphClifford Wolf2018-06-102-28/+1
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Add support for iCE40 global buffers (currently only for 1k devices)Clifford Wolf2018-06-108-124/+198
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Debugging on icebreakerDavid Shah2018-06-104-11/+217
|
* Add blinky post-synthesis testbenchClifford Wolf2018-06-103-5/+26
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Fix ice40 pip/switch locked performance issueClifford Wolf2018-06-103-16/+9
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* ice40: Set config bits for unused IODavid Shah2018-06-101-1/+19
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Fix techmapDavid Shah2018-06-101-1/+1
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Add IO config to bitstreamDavid Shah2018-06-103-17/+93
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Write logic cell config to bitstreamDavid Shah2018-06-103-7/+60
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Lock out mutually exclusive pipsDavid Shah2018-06-102-2/+13
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Start adding routing to asc outputDavid Shah2018-06-101-0/+34
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Writing an empty ASC fileDavid Shah2018-06-106-1/+141
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Adding non-routing config bits to databaseDavid Shah2018-06-102-10/+63
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Add switch data to databaseDavid Shah2018-06-102-6/+95
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Renamed LOC attribute to BEL, fix ice40 IO bel namesClifford Wolf2018-06-093-12/+12
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Adding basic placement constraintsDavid Shah2018-06-094-6/+118
| | | | | | | Specify the attribute (* LOC="bel_name" *) on any cell to constrain its placement to that bel. Signed-off-by: David Shah <davey1576@gmail.com>
* json: Parse cell attributesDavid Shah2018-06-091-7/+24
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Getting rid of .nil() methods, compare with zero- and default-constructed ↵Clifford Wolf2018-06-094-48/+36
| | | | | | objects instead Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Add dummy implementations of dummy Chip APIClifford Wolf2018-06-092-1/+94
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Add very basic routerClifford Wolf2018-06-099-46/+370
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Remove writing on sell types to cout (left over debug output?)Clifford Wolf2018-06-091-1/+0
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Improving the Python bindings, particularly the map/pair wrappersDavid Shah2018-06-083-21/+176
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Updating README.mdDavid Shah2018-06-081-3/+12
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* python: Fixing builds as importable moduleDavid Shah2018-06-085-0/+21
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Reformat remaining filesDavid Shah2018-06-085-92/+101
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Merged log_ lines in the JSON parserZipCPU2018-06-071-13/+6
|
* Tried to add fixes *and* update clang-format jsonparse.ccZipCPU2018-06-078-157/+138
|\
| * clang format for gui related filesMiodrag Milanovic2018-06-066-154/+116
| |
| * Fix handling of parameters in JSONDavid Shah2018-06-072-2/+6
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * Improving dump_design.pyDavid Shah2018-06-071-1/+17
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
* | Applied clang-format to my own contributionsZipCPU2018-06-079-870/+861
|/
* Adjusted info message names for rule-checker and parserZipCPU2018-06-072-3/+4
|
* Fix placer build for dummy archClifford Wolf2018-06-072-3/+14
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Set the default log to stdoutZipCPU2018-06-079-21/+174
|\
| * Moved placer definitions to place.h, main automatically runs placer nowZipCPU2018-06-073-6/+29
| |
| * Initial (random) placer capabilityZipCPU2018-06-074-7/+123
| | | | | | | | | | | | | | | | | | | | This commit also includes changes to jsonparse to allow it to 1) recognize ports with no connection, and set their net pointers to NULL 2) recognize designs with a ports node rather than a ports_direction The rule checker has also been modified to accommodate possible NULL netlists The ice40 chip now also has iterator operations ++bi and bi++.
| * Preliminary placer changes to mainZipCPU2018-06-072-0/+8
| |
| * Merge branch 'master' into gqtechZipCPU2018-06-0721-1202/+1501
| |\
| * | added ports (not ports_directions) to jsonparse.ccZipCPU2018-06-071-8/+19
| | |
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-03 20:48:40 +0000