aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* | Update prjoxide URLD. Shah2021-02-082-4/+4
* | Merge pull request #572 from YosysHQ/dave/more-ssizeDavid Shah2021-02-084-23/+23
|\ \ | |/ |/|
| * Use RelSlice::ssize instead of cast-to-int throughoutD. Shah2021-02-084-23/+23
|/
* Merge pull request #567 from litghost/initial_fpga_interchangeDavid Shah2021-02-0515-2/+2582
|\
| * Add RelSlice::ssize and use it when comparing with signed ints.Keith Rothman2021-02-053-27/+29
| * Move all string data into BBA file.Keith Rothman2021-02-055-48901/+16
| * Use RelSlice instead of RelPtr in cases where sizes are present.Keith Rothman2021-02-042-97/+67
| * Update APIs to conform to style guide.Keith Rothman2021-02-045-67/+48939
| * Remove unused method getReservedWireNet.Keith Rothman2021-02-041-7/+0
| * Update copywrite headers.Keith Rothman2021-02-048-4/+12
| * Correct some typos.Keith Rothman2021-02-041-4/+4
| * Fix warnings with signed/unsigned.Keith Rothman2021-02-041-1/+1
| * Fix fpga_interchange/README.md duplicate patch statement.Keith Rothman2021-02-041-8/+0
| * Fix URLs in Markdown.Keith Rothman2021-02-041-2/+2
| * Add empty constids.inc for build.Keith Rothman2021-02-041-0/+0
| * Run "make clangformat".Keith Rothman2021-02-044-148/+100
| * Add README about initial state of FPGA interchange implementation.Keith Rothman2021-02-041-0/+170
| * Update FPGA interchange to use IdStringList.Keith Rothman2021-02-042-132/+137
| * Add initial GUI files.Keith Rothman2021-02-044-0/+96
| * Start adding data for placement constraint solving.Keith Rothman2021-02-042-50/+43
| * Debug BEL bucket data.Keith Rothman2021-02-041-11/+14
| * Add initial updates to FPGA interchange arch for BEL buckets.Keith Rothman2021-02-045-0/+247
| * Address review comments.Keith Rothman2021-02-043-95/+6
| * Fix BBA import bugs.Keith Rothman2021-02-042-69/+201
| * Assorted fixes to new FPGA interchange based arch.Keith Rothman2021-02-043-5/+13
| * Initial compiling version.Keith Rothman2021-02-042-16/+25
| * Initial FPGA interchange (which is just a cut-down xilinx arch).Keith Rothman2021-02-0410-2/+2104
* | Merge pull request #570 from litghost/make_id_string_list_explicitDavid Shah2021-02-0516-84/+91
|\ \
| * | generic: Fix pin names accidentally being IdStringList not IdStringD. Shah2021-02-052-4/+4
| |/
| * Mark IdString and IdStringList single argument constructors explicit.Keith Rothman2021-02-0416-86/+93
|/
* Merge pull request #566 from litghost/use_lru_cacheDavid Shah2021-02-041-10/+113
|\
| * Use a LRU cache for pip to wire map.Keith Rothman2021-02-031-10/+113
|/
* Merge pull request #565 from YosysHQ/dave/snakecaseDavid Shah2021-02-0318-384/+386
|\
| * Update coding.mdD. Shah2021-02-031-0/+2
| * ecp5: Use snake case for arch-specific functionsD. Shah2021-02-039-321/+321
| * ice40: Use snake case for arch-specific functionsD. Shah2021-02-038-63/+63
|/
* Merge pull request #561 from YosysHQ/dave/idstringlistDavid Shah2021-02-0337-496/+771
|\
| * Post-rebase fixD. Shah2021-02-021-4/+3
| * generic: Use IdStringList for all arch object namesD. Shah2021-02-027-108/+146
| * gowin: Stub implementation of IdStringListD. Shah2021-02-022-23/+26
| * nexus: Implement IdStringList for all arch object namesD. Shah2021-02-024-59/+62
| * ice40: Implement IdStringList for all arch object namesD. Shah2021-02-025-57/+88
| * Refactor GUI to use IdStringListsD. Shah2021-02-024-51/+50
| * ecp5: Implement IdStringList for all arch object namesD. Shah2021-02-027-93/+121
| * docs: Update archapi.md with IdStringListD. Shah2021-02-021-12/+12
| * refactor: Replace getXName().c_str(ctx) with ctx->nameOfXD. Shah2021-02-029-39/+34
| * ecp5: Proof-of-concept using IdStringList for bel namesD. Shah2021-02-0212-61/+101
| * common: First pass at IdStringList methodsD. Shah2021-02-022-3/+64
| * arch: Add getNameDelimiter API for string listsD. Shah2021-02-027-1/+12
| * common: Adding IdStringList typeD. Shah2021-02-021-0/+67
|/
generated by cgit v1.2.3 (git 2.25.1) at 2025-03-30 10:25:58 +0000