iCE40/nextpnr - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Add stub cluster API impl for remaining arches	gatecat	2021-05-06	7	-2/+34
*	nexus: Use new cluster API	gatecat	2021-05-06	3	-13/+17
*	base_arch: Fix typo in getClusterPlacement	gatecat	2021-05-06	1	-1/+1
*	ecp5: Use new cluster API	gatecat	2021-05-06	3	-20/+29
*	Update placers to use new cluster APIs	gatecat	2021-05-06	10	-346/+151
*	Add default base implementation of cluster API	gatecat	2021-05-06	6	-7/+104
*	Add BaseClusterInfo for base implementation	gatecat	2021-05-06	1	-0/+44
*	arch_api: Outline of new cluster API	gatecat	2021-05-06	4	-14/+43
*	Merge pull request #692 from davidcorrigan714/patch-1	gatecat	2021-05-01	1	-2/+2
\|\
\| *	Update bits.h	David Corrigan	2021-04-30	1	-2/+2
\|/
*	clangformat	gatecat	2021-04-30	1	-40/+30
*	Merge pull request #664 from YosysHQ/gatecat/nexus-counter	gatecat	2021-04-30	8	-3/+61
\|\
\| *	interchange/nexus: Add counter example	gatecat	2021-04-30	8	-3/+61
\|/
*	Merge pull request #690 from YosysHQ/gatecat/interchange-wire-types	gatecat	2021-04-30	5	-4/+39
\|\
\| *	interchange: Bump versions	gatecat	2021-04-30	1	-2/+2
\| *	interchange: Implement getWireType	gatecat	2021-04-30	3	-1/+20
\| *	interchange: Add wire types to chipdb	gatecat	2021-04-30	1	-1/+17
\|/
*	Merge pull request #689 from adamgreig/ecp5-alu	gatecat	2021-04-29	3	-1/+140
\|\
\| *	Only set CIBOUT_BYP on MULTs that are not feeding an ALU.	Adam Greig	2021-04-29	1	-1/+1
\| *	Add check_alu to Ecp5Packer	Adam Greig	2021-04-29	1	-15/+123
\| *	Add relative constraints to position MULT18X18D near connected ALU54B.	Adam Greig	2021-04-29	2	-0/+29
\| *	Add ALU54B.REG_OPCODEOP1_1_CLK parameter support	Adam Greig	2021-04-29	1	-0/+2
\|/
*	Merge pull request #685 from YosysHQ/gatecat/nexus-routing	gatecat	2021-04-25	1	-4/+1
\|\
\| *	nexus: Enable placeAllAtOnce	gatecat	2021-04-25	1	-4/+1
\|/
*	Merge pull request #683 from antmicro/interchange-allow-loc-keyword	gatecat	2021-04-20	1	-2/+4
\|\
\| *	interchange: allow LOC keyword in XDC files	Jan Kowalewski	2021-04-20	1	-2/+4
* \|	Merge pull request #682 from YosysHQ/gatecat/default-cellpins	gatecat	2021-04-20	6	-8/+81
\|\ \
\| * \|	interchange: Bump versions	gatecat	2021-04-20	2	-1/+1
\| * \|	interchange: Handle disconnected/missing cell pins	gatecat	2021-04-19	3	-6/+56
\| * \|	interchange: Add default cell connections to chipdb	gatecat	2021-04-19	1	-1/+24
\|/ /
* \|	Merge pull request #681 from YosysHQ/gatecat/more-pybindings	gatecat	2021-04-15	2	-0/+8
\|\ \
\| * \|	Add Python bindings for placement tests	gatecat	2021-04-15	2	-0/+8
* \| \|	Merge pull request #680 from YosysHQ/gatecat/fix-util	gatecat	2021-04-15	1	-2/+2
\|\ \ \ \| \|/ / \|/\| \|
\| * \|	Fix utilisation report when bel buckets are used	gatecat	2021-04-15	1	-2/+2
\|/ /
* \|	Merge pull request #678 from acomodi/initial-fasm-generation	gatecat	2021-04-14	21	-71/+136
\|\ \
\| * \|	gh-actions: increase python-fpga-interchange tag version	Alessandro Comodi	2021-04-14	1	-1/+1
\| * \|	interchange: add FASM generation target and clean-up tests	Alessandro Comodi	2021-04-14	20	-70/+135
\| \|/
* \|	Merge pull request #679 from YosysHQ/gatecat/disable-absl	gatecat	2021-04-14	11	-63/+54
\|\ \ \| \|/ \|/\|
\| *	ci: Re-enable abseil for interchange CI	gatecat	2021-04-14	1	-1/+1
\| *	Hash table refactoring	gatecat	2021-04-14	10	-62/+53
\|/
*	Merge pull request #677 from YosysHQ/gatecat/ppip-no-input	gatecat	2021-04-13	1	-14/+35
\|\
\| *	interchange: Allow pseudo-cells with no input pins	gatecat	2021-04-13	1	-14/+35
* \|	Merge pull request #676 from YosysHQ/gatecat/fix-sta-crash	gatecat	2021-04-13	2	-58/+73
\|\ \ \| \|/ \|/\|
\| *	timing: Fix domain init when loops are present	gatecat	2021-04-13	2	-58/+73
\|/
*	Merge pull request #674 from adamgreig/heap-spreader-fix	gatecat	2021-04-12	1	-0/+4
\|\
\| *	HeAP: Skip high-strength cells in both cell loops.	Adam Greig	2021-04-12	1	-0/+4
* \|	Merge pull request #673 from YosysHQ/gatecat/fix-fast-bels-ref	gatecat	2021-04-12	1	-14/+18
\|\ \ \| \|/ \|/\|
\| *	fast_bels: Don't return pointer that might become invalid	gatecat	2021-04-12	1	-14/+18
* \|	clangformat	gatecat	2021-04-12	8	-133/+134
\|/
*	Merge pull request #668 from YosysHQ/gatecat/cell-bel-name-vcc	gatecat	2021-04-09	1	-6/+10
\|\