Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | gowin: fix style | YRabbit | 2023-04-20 | 1 | -16/+16 |
| | | | | Signed-off-by: YRabbit <rabbit@yrabbit.cyou> | ||||
* | gowin: fix style | YRabbit | 2023-04-20 | 1 | -1/+1 |
| | | | | Signed-off-by: YRabbit <rabbit@yrabbit.cyou> | ||||
* | gowin: add a common mechanism for placing ports | YRabbit | 2023-04-20 | 2 | -53/+35 |
| | | | | | | | If the port is in a different cell than the primitive, then use the alias mechanism. Considerably compact code for OSC as an example. Signed-off-by: YRabbit <rabbit@yrabbit.cyou> | ||||
* | gowin: Remove inherited code for ODDR(c) | YRabbit | 2023-04-14 | 4 | -153/+40 |
| | | | | | | | Implement ODDR(c) as part of IOLOGIC and remove all old code associated with those primitives. Signed-off-by: YRabbit <rabbit@yrabbit.cyou> | ||||
* | fabulous: Support for configurable LUT size | gatecat | 2023-04-13 | 2 | -2/+6 |
| | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
* | gowin: Fix style | YRabbit | 2023-04-12 | 1 | -1/+1 |
| | | | | Signed-off-by: YRabbit <rabbit@yrabbit.cyou> | ||||
* | gowin: implement IDES16 and OSER16 primitives | YRabbit | 2023-04-12 | 5 | -19/+454 |
| | | | | | | | | | These are very cumbersome primitives that take up two cells and consequently 4 IOLOGIC bels. The primitives are implemented for the chips that contain them and are supported by apicula GW1NSR-4C, GW1NR-9 and GW1NR-9C. Signed-off-by: YRabbit <rabbit@yrabbit.cyou> | ||||
* | ecp5: Fix invalid accesses during certain IO packing cases | gatecat | 2023-04-12 | 1 | -0/+2 |
| | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
* | viaduct: Add support for GUIs | gatecat | 2023-04-11 | 11 | -61/+135 |
| | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
* | gowin: Add implementation of IDDR and IDDRC primitives | YRabbit | 2023-04-06 | 2 | -17/+30 |
| | | | | | | | | Simple deserialization primitives are implemented for all supported boards. Compatible with older apicula bases. Signed-off-by: YRabbit <rabbit@yrabbit.cyou> | ||||
* | fabulous: Fix bel names for pass bels in v2 format | gatecat | 2023-04-05 | 2 | -2/+14 |
| | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
* | gowin: Add support for IDES primitives | YRabbit | 2023-04-04 | 3 | -16/+159 |
| | | | | | | | | | | | | * placement of IDES4, IVIDEO, IDES8 and IDES10 primitives is supported; * primitives are implemented for the GW1N-1, GW1NZ-1, GW1NSR-4C, GW1NR-9, GW1NR-9C chips; * tricks required for IOLOGIC to work on one side of the -9 and -9C chips are taken into account; Compatible with old apicula bases. Signed-off-by: YRabbit <rabbit@yrabbit.cyou> | ||||
* | gowin: bugfix | YRabbit | 2023-03-23 | 2 | -2/+3 |
| | | | | Signed-off-by: YRabbit <rabbit@yrabbit.cyou> | ||||
* | gowin: Rename questionable ports | YRabbit | 2023-03-23 | 3 | -50/+50 |
| | | | | Signed-off-by: YRabbit <rabbit@yrabbit.cyou> | ||||
* | gowin: Change the way errors are processed | YRabbit | 2023-03-23 | 1 | -4/+4 |
| | | | | Signed-off-by: YRabbit <rabbit@yrabbit.cyou> | ||||
* | gowin: Add support for OSER primitives | YRabbit | 2023-03-23 | 6 | -40/+338 |
| | | | | | | | | | | | | | | | | * placement of OSER4, OVIDEO, OSER8 and SER10 primitives is supported; * primitives are implemented for the GW1N-1, GW1NZ-1, GW1NSR-4C, GW1NR-9, GW1NR-9C chips; * the initial support for special HCLK clock wires is implemented to the extent necessary for OSER primitives to function; * output to both regular IO and TLVDS_OBUF is supported; * tricks required for IOLOGIC to work on one side of the -9 and -9C chips are taken into account; * various edits, such as using idf() instead of the local buffer. Compatible with old apicula bases. Signed-off-by: YRabbit <rabbit@yrabbit.cyou> | ||||
* | ice40: Fix BRAM NegClk bitstream logic | gatecat | 2023-03-20 | 1 | -4/+4 |
| | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
* | Update prjtrellis | Miodrag Milanovic | 2023-03-20 | 1 | -1/+1 |
| | |||||
* | Add ramaining PIO tiles | Miodrag Milanovic | 2023-03-20 | 1 | -4/+11 |
| | |||||
* | Use unified io location data | Miodrag Milanovic | 2023-03-20 | 1 | -12/+2 |
| | |||||
* | Use TRELLIS primitives | Miodrag Milanovic | 2023-03-20 | 8 | -40/+39 |
| | |||||
* | Use RelSlice, make more in line with ecp5 arch | Miodrag Milanovic | 2023-03-20 | 4 | -146/+113 |
| | |||||
* | cmake: Make HeAP placer always-enabled | gatecat | 2023-03-17 | 12 | -107/+17 |
| | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
* | clangformat | gatecat | 2023-03-17 | 5 | -29/+29 |
| | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
* | Update prjtrellis to latest | Miodrag Milanovic | 2023-03-16 | 1 | -1/+1 |
| | |||||
* | Update to latest prjtrellis | Miodrag Milanovic | 2023-03-16 | 1 | -1/+1 |
| | |||||
* | Fix out of tree builds and place h in generated | Miodrag Milanovic | 2023-03-16 | 4 | -4/+4 |
| | |||||
* | Let top tiles be on top | Miodrag Milanovic | 2023-03-16 | 1 | -3/+3 |
| | |||||
* | Enable wires and add dummy wire type for now | Miodrag Milanovic | 2023-03-16 | 5 | -7/+37 |
| | |||||
* | Basic GUI part selection | Miodrag Milanovic | 2023-03-16 | 3 | -23/+36 |
| | |||||
* | Fix examples | Miodrag Milanovic | 2023-03-16 | 5 | -6/+6 |
| | |||||
* | Extend chipdb with metadata | Miodrag Milanovic | 2023-03-16 | 11 | -216/+192 |
| | |||||
* | add new field handling in chip config format | Miodrag Milanovic | 2023-03-16 | 2 | -0/+4 |
| | |||||
* | Add simple BEL graphics | Miodrag Milanovic | 2023-03-16 | 5 | -1/+245 |
| | |||||
* | Make small GUI changes | Miodrag Milanovic | 2023-03-16 | 6 | -14/+77 |
| | |||||
* | Expand list of possible devices | Miodrag Milanovic | 2023-03-16 | 2 | -4/+29 |
| | |||||
* | Remove anoying warning from cmake | Miodrag Milanovic | 2023-03-16 | 1 | -1/+2 |
| | |||||
* | ecp5: Update GUI rendering to match arch changes | gatecat | 2023-03-16 | 1 | -25/+81 |
| | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
* | clangformat | gatecat | 2023-03-16 | 1 | -66/+42 |
| | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
* | router1: Add error when dest port has no wire | gatecat | 2023-03-06 | 1 | -0/+4 |
| | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
* | fabulous: Misc improvements | gatecat | 2023-02-28 | 3 | -2/+24 |
| | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
* | fabulous: Support for complex flops in PnR | gatecat | 2023-02-28 | 4 | -4/+37 |
| | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
* | ice40: Add python binding for write_bitstream | gatecat | 2023-02-28 | 1 | -0/+14 |
| | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
* | fabulous: Add timing model for carries | gatecat | 2023-02-27 | 1 | -0/+20 |
| | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
* | fabulous: LUT permutation support | gatecat | 2023-02-27 | 4 | -2/+102 |
| | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
* | fabulous: Global constant wires scheme | gatecat | 2023-02-23 | 6 | -15/+140 |
| | | | | Signed-off-by: gatecat <gatecat@ds0.me> | ||||
* | CMake: detect platform support for threads | Catherine | 2023-02-23 | 1 | -14/+13 |
| | |||||
* | common: disable parallel refinement only without threads. | Catherine | 2023-02-23 | 5 | -9/+9 |
| | | | | Previously it was always disabled on WebAssembly builds. | ||||
* | common: update deprecated use of `boost::filesystem::basename`. | Catherine | 2023-02-23 | 1 | -2/+2 |
| | |||||
* | CMake: check if warning flag is supported before use. | Catherine | 2023-02-23 | 1 | -1/+9 |
| | | | | Clang 11 is failing on -Wno-format-truncation. |