| Commit message (Collapse) | Author | Age | Files | Lines |
| |
|
|\
| |
| | |
Add an option (-p) to icepll to force use of SB_PLL40_PAD
|
| |
| |
| |
| |
| |
| | |
When a clock is applied to a dedicated clock pin, SB_PLL40_CORE is no longer the correct primitive to use.
Also the name of the clock input must be PACKAGEPIN (rather than REFERENCECLK)
|
|\ \
| | |
| | | |
Misc improvements to iceprog
|
| | |
| | |
| | |
| | | |
Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
|
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | | |
It's hard to cover 100% of cases, but this seems to improve
probability that a reset works, at least for me on the icebreaker.
Some other flash have a different QPI disable command though :/
Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
|
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | | |
This is useful when testing litex SoC that rely on that bit being set
The setting is non-volatile so it only needs to be done once in case
you happen to have used a flash chip that's not by default QE=1
(This has been designed for winbond flash. Others might use
different bit ...)
Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
|
|\ \ \
| | | |
| | | | |
icetime: Parse PCF files with -pullup and -pullup_resistor in set_io directives
|
| | | | |
|
| | | | |
|
|\ \ \ \
| | | | |
| | | | | |
Fix float exception when value is less than 100
|
|/ / / /
| | | |
| | | |
| | | | |
Signed-off-by: Rafael Lee <rafaellee.img@gmail.com>
|
|\ \ \ \
| | | | |
| | | | | |
icetime: Ignore false paths through LUTs based on function
|
|/ / / /
| | | |
| | | |
| | | | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
|\ \ \ \
| |/ / /
|/| | | |
icebox: cb121 does have a PLL
|
|/ / /
| | |
| | |
| | | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
|\ \ \
| | | |
| | | | |
docs/format.html: document bram/cram read-back commands
|
|/ / /
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | | |
The Lattice tools use these additional commands to read-back the BRAM
and CRAM after programming to validate that it was written correctly.
`iceprog` doesn't use this right now, so this is just for documentation
purposes.
Signed-off-by: Trammell Hudson <hudson@trmm.net>
|
|\ \ \
| |/ /
|/| | |
Update URL for web site.
|
|/ / |
|
|\ \
| | |
| | | |
[iceprog] Fixed typo in error message: "Ignorig"
|
| | | |
|
| | | |
|
|\ \ \
| | | |
| | | | |
Use $(PYTHON) in Makefiles instead of `python3`
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Allow the name of the Python interpreter to be changed.
Signed-off-by: Sean Cross <sean@xobs.io>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Don't hardcode `python3` as the name of the Python interpreter.
Signed-off-by: Sean Cross <sean@xobs.io>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Allow `python` to be provided by an interpreter other than `python3`.
Signed-off-by: Sean Cross <sean@xobs.io>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
This variable can be overridden on platforms where python is not called
`python3`.
Signed-off-by: Sean Cross <sean@xobs.io>
|
| | | | |
|
|\ \ \ \
| |_|/ /
|/| | | |
iceprog: Add write and read progress indication.
|
| | |/
| |/| |
|
| | |
| | |
| | |
| | | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
|\ \ \
| |/ /
|/| | |
Add more build products to .gitignore
|
|/ / |
|
|\ \
| | |
| | | |
added I2C and SPI for u4k to database
|
|/ / |
|
| |
| |
| |
| | |
Signed-off-by: Claire Wolf <claire@symbioticeda.com>
|
| |
| |
| |
| | |
Signed-off-by: Claire Wolf <claire@symbioticeda.com>
|
| |
| |
| |
| | |
Signed-off-by: Claire Wolf <claire@symbioticeda.com>
|
|\ \
| | |
| | | |
Support rest of parts by icetime
|
| | | |
|
|/ / |
|
|\ \
| | |
| | | |
Fix icebox_vlog for up5k
|
|/ /
| |
| |
| |
| |
| | |
Since ce1d811, SHIFTREG_DIV_MODE is now 2 bits for the up5k
Signed-off-by: David Shah <dave@ds0.me>
|
|\ \
| | |
| | | |
Fix icebram
|
| | | |
|
| | | |
|
|/ /
| |
| |
| | |
This reverts commit 2679c91b8a158aa4aca49dd726955e8c63cf7bef.
|
|\ \
| | |
| | | |
icebox: Add support for the bit 1 of SHIFTREG_DIV_MODE
|
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | | |
This allows selection of the div-by-5 mode of the PLL.
This bit can't be fuzzed because it's not supported by the lattice
tools at all ...
This only works for sure on the UP5k.
I tested HX8k and it didn't support it, so I'm only adding this on
the known working FPGA.
Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
|