From 81441654d58fd9f69c1ca694915ffbb40f7fc519 Mon Sep 17 00:00:00 2001
From: Tristan Gingold <tgingold@free.fr>
Date: Mon, 21 Feb 2022 08:06:09 +0100
Subject: testsuite/synth: add a reproducer for #1978

---
 testsuite/synth/issue1978/reproducer.vhdl | 45 +++++++++++++++++++++++++++++++
 testsuite/synth/issue1978/testsuite.sh    |  8 ++++++
 2 files changed, 53 insertions(+)
 create mode 100644 testsuite/synth/issue1978/reproducer.vhdl
 create mode 100755 testsuite/synth/issue1978/testsuite.sh

(limited to 'testsuite/synth')

diff --git a/testsuite/synth/issue1978/reproducer.vhdl b/testsuite/synth/issue1978/reproducer.vhdl
new file mode 100644
index 000000000..38091541b
--- /dev/null
+++ b/testsuite/synth/issue1978/reproducer.vhdl
@@ -0,0 +1,45 @@
+--:file: Entity.vhd
+
+library IEEE;
+context IEEE.IEEE_std_context;
+
+entity Reproducer is
+  generic (
+    g_Precision : natural := 11;
+    g_PulsesPerRevolution : natural := 1000
+  );
+  port (
+    CLK : in  std_logic;
+    RST : in  std_logic;
+    EN  : in  std_logic;
+    Z   : in  std_logic;
+    POS : out unsigned(g_Precision-1 downto 0)
+  );
+end entity;
+
+architecture arch of Reproducer is
+
+  signal Position : unsigned(POS'range);
+
+  signal Direction : std_logic := '0';
+
+begin
+
+    PositionCounter: process(RST, Z, CLK)
+      constant CountLimit : unsigned(Position'range) := to_unsigned(4*g_PulsesPerRevolution-1, Position);
+    begin
+      if RST or Z then
+        Position <= (others => '0');
+      elsif rising_edge(CLK) and EN='1' then
+        Position <=
+          (others=>'0') when Position = CountLimit and Direction='1' else
+          CountLimit when Position = 0 and Direction='0' else
+          Position+1 when Direction else
+          Position-1;
+      end if;
+    end process;
+
+  pos <= position;
+  direction <= '0';
+
+end architecture;
diff --git a/testsuite/synth/issue1978/testsuite.sh b/testsuite/synth/issue1978/testsuite.sh
new file mode 100755
index 000000000..6755c8a4e
--- /dev/null
+++ b/testsuite/synth/issue1978/testsuite.sh
@@ -0,0 +1,8 @@
+#! /bin/sh
+
+. ../../testenv.sh
+
+GHDL_STD_FLAGS=--std=08
+synth_failure reproducer.vhdl -e
+
+echo "Test successful"
-- 
cgit v1.2.3