From e4a9d487cc07abfc8abfeb1fa0dd955bcee0fd23 Mon Sep 17 00:00:00 2001
From: Tristan Gingold <tgingold@free.fr>
Date: Thu, 16 Jun 2022 21:54:15 +0200
Subject: testsuite/synth: add a test for #2099

---
 testsuite/synth/issue2099/bug.vhdl     | 32 ++++++++++++++++++++++++++++++++
 testsuite/synth/issue2099/testsuite.sh |  7 +++++++
 2 files changed, 39 insertions(+)
 create mode 100644 testsuite/synth/issue2099/bug.vhdl
 create mode 100755 testsuite/synth/issue2099/testsuite.sh

(limited to 'testsuite/synth/issue2099')

diff --git a/testsuite/synth/issue2099/bug.vhdl b/testsuite/synth/issue2099/bug.vhdl
new file mode 100644
index 000000000..0117c10da
--- /dev/null
+++ b/testsuite/synth/issue2099/bug.vhdl
@@ -0,0 +1,32 @@
+library IEEE;
+use IEEE.std_logic_1164.all;
+use IEEE.numeric_std.all;
+
+entity bug is
+port(
+    clk : in std_ulogic
+);
+end entity;
+
+library IEEE;
+use IEEE.std_logic_1164.all;
+use IEEE.numeric_std.all;
+
+entity ent is
+port(
+    data : in unsigned(15 downto 0)
+);
+end entity;
+
+architecture rtl of bug is
+
+    signal tmp : std_ulogic_vector(31 downto 0);
+
+begin
+    u0 : entity work.ent 
+    port map(data => unsigned(tmp(15 downto 0)));
+end architecture;
+
+architecture rtl of ent is
+begin
+end architecture;
diff --git a/testsuite/synth/issue2099/testsuite.sh b/testsuite/synth/issue2099/testsuite.sh
new file mode 100755
index 000000000..6ec49749f
--- /dev/null
+++ b/testsuite/synth/issue2099/testsuite.sh
@@ -0,0 +1,7 @@
+#! /bin/sh
+
+. ../../testenv.sh
+
+synth_only bug
+
+echo "Test successful"
-- 
cgit v1.2.3