From 4defa9eaf8694042abc1fb87dc957c7b6a0e56f9 Mon Sep 17 00:00:00 2001
From: Tristan Gingold <tgingold@free.fr>
Date: Wed, 1 Jan 2020 21:14:20 +0100
Subject: synth-disp_vhdl: handle conversion from signed integers.

---
 src/synth/synth-disp_vhdl.adb | 6 +++++-
 1 file changed, 5 insertions(+), 1 deletion(-)

(limited to 'src')

diff --git a/src/synth/synth-disp_vhdl.adb b/src/synth/synth-disp_vhdl.adb
index e2687d04d..43392147c 100644
--- a/src/synth/synth-disp_vhdl.adb
+++ b/src/synth/synth-disp_vhdl.adb
@@ -125,7 +125,11 @@ package body Synth.Disp_Vhdl is
             if W > 1 then
                Put ("std_logic_vector(");
             end if;
-            Put ("to_unsigned(");
+            if Typ.Drange.Is_Signed then
+               Put ("to_signed(");
+            else
+               Put ("to_unsigned(");
+            end if;
             Put (Pfx & "," & Width'Image (W) & ")");
             if W > 1 then
                Put (")");
-- 
cgit v1.2.3