From 7e084bc2812f701d766907d18e74753b5e44ef7d Mon Sep 17 00:00:00 2001
From: Tristan Gingold <tgingold@free.fr>
Date: Mon, 20 May 2019 20:42:59 +0200
Subject: synth: add disp_vhdl.

---
 src/ghdldrv/ghdlsynth.adb | 9 +++++++--
 1 file changed, 7 insertions(+), 2 deletions(-)

(limited to 'src/ghdldrv')

diff --git a/src/ghdldrv/ghdlsynth.adb b/src/ghdldrv/ghdlsynth.adb
index 48a10e753..cec4a7056 100644
--- a/src/ghdldrv/ghdlsynth.adb
+++ b/src/ghdldrv/ghdlsynth.adb
@@ -29,6 +29,7 @@ with Simul.Elaboration;
 
 with Synthesis;
 with Netlists.Dump;
+with Netlists.Disp_Vhdl;
 
 package body Ghdlsynth is
    --  Command --synth
@@ -125,8 +126,12 @@ package body Ghdlsynth is
       Res : Netlists.Module;
    begin
       Res := Ghdl_Synth (Args);
-      Netlists.Dump.Flag_Disp_Inline := Cmd.Disp_Inline;
-      Netlists.Dump.Disp_Module (Res);
+      if False then
+         Netlists.Dump.Flag_Disp_Inline := Cmd.Disp_Inline;
+         Netlists.Dump.Disp_Module (Res);
+      else
+         Netlists.Disp_Vhdl.Disp_Vhdl (Res);
+      end if;
    end Perform_Action;
 
    procedure Register_Commands is
-- 
cgit v1.2.3