From f06d64e57d040cd851e2172f63609f77a5423d4f Mon Sep 17 00:00:00 2001
From: Tristan Gingold <tgingold@free.fr>
Date: Wed, 11 Jan 2023 05:56:55 +0100
Subject: simul: allow function calls in signal association by value

---
 src/simul/simul-vhdl_simul.adb | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/src/simul/simul-vhdl_simul.adb b/src/simul/simul-vhdl_simul.adb
index 38cd2d925..989ae0e30 100644
--- a/src/simul/simul-vhdl_simul.adb
+++ b/src/simul/simul-vhdl_simul.adb
@@ -3544,6 +3544,7 @@ package body Simul.Vhdl_Simul is
                elsif Get_Expr_Staticness (Get_Actual (C.Assoc)) >= Globally
                then
                   Mark_Expr_Pool (Marker);
+                  Instance_Pool := Process_Pool'Access;
                   Val := Synth.Vhdl_Expr.Synth_Expression_With_Type
                     (C.Assoc_Inst, Get_Actual (C.Assoc), C.Formal.Typ);
                   Val := Strip_Alias_Const (Val);
@@ -3552,6 +3553,7 @@ package body Simul.Vhdl_Simul is
                                 C.Formal.Offs.Net_Off),
                      C.Formal.Typ,
                      Val.Val.Mem);
+                  Instance_Pool := null;
                   Release_Expr_Pool (Marker);
                end if;
             end if;
-- 
cgit v1.2.3