From 291a8d4048e513270312afe5d7c3ca930f634724 Mon Sep 17 00:00:00 2001
From: Tristan Gingold <tgingold@free.fr>
Date: Wed, 11 Jan 2023 07:01:21 +0100
Subject: simul: avoid a crash after an error in a condition

---
 src/simul/simul-vhdl_simul.adb | 7 ++++++-
 1 file changed, 6 insertions(+), 1 deletion(-)

diff --git a/src/simul/simul-vhdl_simul.adb b/src/simul/simul-vhdl_simul.adb
index 989ae0e30..cc68914ea 100644
--- a/src/simul/simul-vhdl_simul.adb
+++ b/src/simul/simul-vhdl_simul.adb
@@ -575,7 +575,12 @@ package body Simul.Vhdl_Simul is
 
       Mark_Expr_Pool (Mark);
       Cond_Val := Synth.Vhdl_Expr.Synth_Expression (Inst, Cond);
-      Res := Read_Discrete (Cond_Val) = 1;
+      if Cond_Val /= No_Valtyp then
+         Res := Read_Discrete (Cond_Val) = 1;
+      else
+         --  What could we do ?
+         Res := False;
+      end if;
       Release_Expr_Pool (Mark);
 
       return Res;
-- 
cgit v1.2.3