aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Collapse)AuthorAgeFilesLines
* Rework inertial associations.Tristan Gingold2021-08-238-46/+228
| | | | | Fix #1625 Fix #1672
* trans-chap3: handle (ignore) use clauses in protected types. Fix #1833Tristan Gingold2021-08-141-1/+2
|
* vhdl: introduce iir_kind_association_element_by_nameTristan Gingold2021-08-0617-392/+482
|
* trans-chap7: handle strings in static array. Fix #1637Tristan Gingold2021-08-061-2/+2
|
* vhdl-sem_expr.adb: check matching subtype of array aggregate elements.Tristan Gingold2021-08-061-31/+67
| | | | | When the subtype of the aggregate is not known by the context. Fix #1723
* trans-chap3: do not create same range_var for enumeration subtype.Tristan Gingold2021-08-061-27/+41
| | | | | | As there is not ranges for enumerated type, a range_var was always created for subtypes of enumerated types even if they had the same range. Create the range_var for bool types.
* vhdl: adjust ownership of agrgegate element subtypes. Fix #1419Tristan Gingold2021-08-052-14/+31
| | | | | Disable transfer of array aggregate element subtype ownership, but create the info of aggregate element subtype.
* vhdl-sem_expr: add commentsTristan Gingold2021-08-041-0/+6
|
* vhdl-sem_expr: check subtype constraint of record aggregate elements.Tristan Gingold2021-08-041-1/+2
| | | | For #1419
* vhdl-disp_tree: disp integer literal valueTristan Gingold2021-08-041-15/+27
|
* vhdl-sem_expr.adb: build element subtype for aggregate when possible.Tristan Gingold2021-08-033-13/+164
| | | | | | | | In case of array aggregate whose element subtype is not bounded, extract it from the aggregate elements. Fix #1055 Fix #1455
* ghdldrv.adb: use cc (instead of gcc) as linker driver. Fix #1629Tristan Gingold2021-08-011-1/+1
|
* vhdl-parse: use if_generate_else_clause for elsif clauses. Fix #1824Tristan Gingold2021-07-291-1/+1
|
* vhdl-sem_expr: analyze choices before expressions in array aggregate.Tristan Gingold2021-07-281-22/+39
| | | | | Avoid considering expression to be possibly of the type of the aggregate if the choice is an expression.
* vhdl: move check on instantiation name from sem to parse.Tristan Gingold2021-07-282-1/+4
| | | | Fix #1823
* ghdldrv.adb: factorize code (for #1817)Tristan Gingold2021-07-231-68/+57
|
* ghdldrv.adb: pass option -auxbase to ghdl1. For #1817Tristan Gingold2021-07-231-1/+14
|
* vhdl-sem_stmts.adb: avoid a crash when forced analysis.Tristan Gingold2021-07-231-0/+4
|
* vhdl-utils(free_recursive): only free the name (not the entity)Tristan Gingold2021-07-221-1/+1
| | | | Fix #1820
* oread: add support for debug line declTristan Gingold2021-07-201-0/+7
|
* vhdl-sem_assocs: improve handling of generic typesTristan Gingold2021-07-191-17/+21
|
* trans-chap9: set line number for gcc. Fix #1817Tristan Gingold2021-07-191-2/+5
|
* vhdl-evaluation: handle element attribute. Fix #1818Tristan Gingold2021-07-171-1/+2
|
* vhdl-sem_stmts.adb: avoid a crash on invalid expressionTristan Gingold2021-07-051-1/+3
|
* vhdl-sem_scopes.adb: consider operators for interface chainTristan Gingold2021-07-051-1/+2
| | | | | | A type interface also implicitly declares equality and inequality operators for the type. Adjust Add_Declaration_From_Interface_Chain so that these operators are visible
* ghdllocal.adb: do not set Exec_Prefix if already set (by libghdl)Tristan Gingold2021-07-051-1/+4
|
* adjust previous commit (no identifier in Psl_Default_Clock)Tristan Gingold2021-07-014-3/+5
|
* vhdl-nodes: remove Identifier from Psl_Default_ClockTristan Gingold2021-06-305-107/+116
|
* vhdl: handle mod/rem for physical. Fix #1810Tristan Gingold2021-06-304-1/+23
|
* synth: minor renaming in netlists-memoriesTristan Gingold2021-06-303-10/+11
|
* src/ortho: adjust constructor for codacy warning.Tristan Gingold2021-06-301-1/+1
| | | | Not sure how legitimate it is.
* vhdl-nodes: do not reset free hooks on initializationTristan Gingold2021-06-263-2/+2
|
* synth-vhdl_context.adb(Is_Full): consider fractional words.Tristan Gingold2021-06-231-2/+16
|
* vhdl/Makefile: use python3 by defaultTristan Gingold2021-06-221-1/+1
|
* synth-vhdl_stmts: add location on AddidxTristan Gingold2021-06-211-0/+2
|
* synth-environment: early transformation of dyn_insert to dyn_insert_enTristan Gingold2021-06-214-25/+59
| | | | Simplifies memory extraction
* synth-vhdl_stmts: merge static extract before dyn_extract.Tristan Gingold2021-06-211-4/+2
| | | | No reasons to use an extra gate.
* synth-vhdl_expr: adjust width of memidx for indexed names.Tristan Gingold2021-06-211-1/+1
| | | | In general the width of memidx is ignored, but it's better to correctly set it
* vhdl-nodes: Initialize global state to allow restart.Tristan Gingold2021-06-192-0/+4
| | | | Fix handling of multiple files by cli/DOM.py
* vhdl-nodes.ads: use pnodes layout for Number_Base_TypeTristan Gingold2021-06-181-1/+8
| | | | So that it can be extracted.
* synth: add a gate on an optimization to simplify memory handling.Tristan Gingold2021-06-172-67/+38
|
* netlists-memories: strengthen dyn_extract mux reduction. Fix #1781Tristan Gingold2021-06-162-1/+52
|
* synth: minor fixesTristan Gingold2021-06-152-9/+8
|
* src/ortho/mcode/memsegs_c.c: Don't define HAVE_MREMAP on OpenBSD.Alfred M. Szmidt2021-06-131-1/+1
|
* vpi: handle get_value for indexed names. Fix #237Tristan Gingold2021-06-105-164/+411
|
* grt-vpi: add more traces for vpi_register_systfTristan Gingold2021-06-082-5/+19
|
* grt-vcd: add get_vcd_value_kindTristan Gingold2021-06-083-35/+47
|
* trans-chap3: add commentsTristan Gingold2021-06-071-2/+10
|
* grt-vpi: improve support of arraysTristan Gingold2021-06-075-22/+66
|
* grt: preliminary work to support arrays in vpiTristan Gingold2021-06-065-77/+142
|
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-10 05:54:44 +0000