iCE40/ghdl - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	vhdl: time resolution is fs for auto in vhdl 87	Tristan Gingold	2019-05-28	1	-0/+6
\|
*	vhdl-sem_names: check time resoultion for standalone units.	Tristan Gingold	2019-05-28	1	-0/+10
\|
*	vhdl: get rid of Get/Set_Physical_Unit.	Tristan Gingold	2019-05-28	10	-471/+402
\| \| \| \|	Use integer_literal for evaluated physical literals.
*	vhdl-sem_stmts.adb: minor refactoring.	Tristan Gingold	2019-05-28	1	-1/+1
\|
*	vhdl-disp_vhdl: refactoring.	Tristan Gingold	2019-05-25	1	-7/+5
\|
*	vhdl: move Current_Text from vhdl-utils to vhdl-parse.	Tristan Gingold	2019-05-25	3	-28/+23
\|
*	vhdl-disp_vhdl: minor refactoring.	Tristan Gingold	2019-05-25	1	-8/+5
\|
*	vhdl-disp_vhdl: fixes for psl.	Tristan Gingold	2019-05-25	1	-2/+2
\|
*	vhdl-disp_vhdl: reworked, use a token based printer.	Tristan Gingold	2019-05-24	2	-1741/+2184
\|
*	vhdl: update AMS parsing.	Tristan Gingold	2019-05-24	3	-173/+195
\|
*	psl: can keep parenthesis during parse.	Tristan Gingold	2019-05-24	2	-31/+105
\|
*	vhdl-parse: Add Has_Is for block_statement.	Tristan Gingold	2019-05-24	3	-1/+7
\|
*	vhdl-parse: minor changes for disp_vhdl.	Tristan Gingold	2019-05-24	1	-0/+5
\|
*	vhdl/simulate: ignore some constructs for synthesis.	Tristan Gingold	2019-05-23	2	-3/+5
\|
*	trans-chap3: improve style.	Tristan Gingold	2019-05-23	1	-3/+2
\|
*	vhdl-nodes: make subtype_Definition like the others.	Tristan Gingold	2019-05-23	2	-201/+209
\|
*	vhdl: add hook on free_node, automatically free	Tristan Gingold	2019-05-22	7	-29/+112
\|
*	python: regenerate elocations.py	Tristan Gingold	2019-05-22	2	-31/+31
\|
*	vhdl-utils: avoid a crash on architecture without name.	Tristan Gingold	2019-05-21	1	-0/+2
\|
*	python: regenerated nodes.py	Tristan Gingold	2019-05-21	1	-0/+1
\|
*	python: add Flag_Force_Analysis in flags.py	Tristan Gingold	2019-05-21	1	-1/+6
\|
*	errorout-memory: handle message groups; adjust python	Tristan Gingold	2019-05-21	3	-24/+17
\|
*	vhdl: properly group messages for overloading error.	Tristan Gingold	2019-05-21	2	-2/+24
\|
*	libghdl: fix various issues.	Tristan Gingold	2019-05-20	6	-175/+180
\|
*	Add simple_IO - to be used instead of Text_IO.	Tristan Gingold	2019-05-19	11	-67/+53
\|
*	trans-chap8: handle unbounded records in trans_actual. Fix #788	Tristan Gingold	2019-05-15	1	-1/+1
\|
*	vhdl-parse: strenghten.	Tristan Gingold	2019-05-15	1	-9/+13
\|
*	python/libghdl: refactoring	Tristan Gingold	2019-05-14	26	-315/+5135
\|
*	python: adjust after renaming.	Tristan Gingold	2019-05-14	2	-11/+11
\|
*	errorout: add messages group instead of continuation.	Tristan Gingold	2019-05-12	15	-130/+165
\|
*	vhdl-nodes: fix minor typo.	Tristan Gingold	2019-05-11	2	-55/+51
\|
*	vhdl-parse: improve error messages. Fix #818	Tristan Gingold	2019-05-11	1	-0/+14
\|
*	vhdl: adjust aggregate staticness if not constrained. Fix #817	Tristan Gingold	2019-05-11	1	-0/+6
\|
*	vhdl: minor reformating.	Tristan Gingold	2019-05-11	2	-5/+4
\|
*	vhdl: add missing location.	Tristan Gingold	2019-05-11	1	-0/+1
\|
*	vhdl: decouple errorouts a bit more.	Tristan Gingold	2019-05-10	11	-52/+81
\|
*	psl: add psl-types, psl-nodes_priv.	Tristan Gingold	2019-05-10	15	-2/+15
\|
*	vhdl: replace Iir_Int64 by Int64, and Iir_Fp64 by Fp64.	Tristan Gingold	2019-05-10	33	-297/+302
\|
*	Extract psl-errors from errorout.	Tristan Gingold	2019-05-10	8	-26/+7
\|
*	Move errorout from vhdl/ to src/	Tristan Gingold	2019-05-10	2	-2/+2
\|
*	Move errorout from vhdl/ to src/	Tristan Gingold	2019-05-09	6	-1144/+0
\|
*	Make lists a generic package, add vhdl-lists.	Tristan Gingold	2019-05-09	4	-3/+24
\|
*	flists is now a generic package, add vhdl-flists	Tristan Gingold	2019-05-09	4	-213/+22
\|
*	vhdl: extract vhdl.errors from errorout.	Tristan Gingold	2019-05-08	53	-1096/+1189
\|
*	vhdl: renames iirs_walk to vhdl-nodes_walk	Tristan Gingold	2019-05-08	5	-8/+8
\|
*	vhdl: handle attributes in psl expressions. Fix #813	Tristan Gingold	2019-05-07	1	-1/+2
\|
*	vhdl: remove too strict assertion in canon. Fix #816	Tristan Gingold	2019-05-07	1	-11/+3
\|
*	vhdl: Add a warning for null range in discrete type declaration.	Tristan Gingold	2019-05-07	4	-3/+34
\| \| \| \|	For issue #810
*	vhdl/python: adjust after renaming.	Tristan Gingold	2019-05-07	2	-42/+45
\|
*	vhdl-nodes_utils: renaming.	Tristan Gingold	2019-05-07	8	-100/+90
\|