aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl/vhdl-scanner.adb
Commit message (Collapse)AuthorAgeFilesLines
* vhdl-scanner: adjust assertion. For #2070Tristan Gingold2022-06-011-1/+1
|
* vhdl: add tok_inherit. Preliminary work for #1899Tristan Gingold2021-11-031-0/+2
|
* vhdl-scanner: improve error message. Fix #1883Tristan Gingold2021-10-061-1/+2
|
* Add parsing of case? statement and simple test.Brian Padalino2021-09-241-2/+1
| | | | Also add the Matching flag to the Iir_Kind_Case_Statement.
* vhdl-scanner.adb: add commentsTristan Gingold2021-09-031-0/+6
|
* vhdl and psl: parse sync_abort and async_abort. For #1654Tristan Gingold2021-08-301-0/+4
|
* vhdl-scanner: improve column for scanner messagesTristan Gingold2021-05-231-1/+4
|
* Add support for PSL onehot/onehot0 functions (#1633)T. Meissner2021-02-091-0/+8
| | | | | | | | | | | | | | | * vhdl: parse PSL onehot/onehot0 builtin calls. For #662 * update pyGHDL bindings * Synthesis of PSL built-in onehot/onehot0 function. * testsuite/synth: add tests of PSL built-in functions onehot()/onehot0() for #662 * doc: add info about PSL built-in functions onehot()/onehot0() for #662 * synth: refactor synthesis of onehot/onehot0 functions Co-authored-by: eine <eine@users.noreply.github.com>
* update license headersumarcor2021-01-141-11/+9
|
* vhdl: rework formatter engine, add 'ghdl fmt' commandTristan Gingold2021-01-091-39/+69
|
* vhdl-scanner: be case-insensitive for pragma in comments.Tristan Gingold2020-07-011-6/+19
|
* vhdl psl: add support for equivalence operator. Fix #1371Tristan Gingold2020-06-161-0/+8
|
* vhdl: parse statements in verification units.Tristan Gingold2020-06-111-12/+2
|
* vhdl: parse PSL prev/stable/rose/fell builtin calls. For #662Tristan Gingold2020-06-021-42/+60
|
* vhdl-scanner: makes -C part of -frelaxedTristan Gingold2020-05-251-1/+3
|
* vhdl: handle pragma synthesis_on/synthesis_off.Tristan Gingold2020-04-111-7/+9
|
* vhdl-scanner: handle pragma translate on/off.Tristan Gingold2020-03-221-13/+26
|
* vhdl-scanner: abstract Scan_Comment_PragmaTristan Gingold2020-03-131-32/+40
|
* synthesis: add option --vendor-library= for synthesis.Tristan Gingold2020-03-101-5/+6
|
* vhdl-scanner: improve error message for empty quote.Tristan Gingold2020-02-041-0/+6
|
* vhdl: handle -gGEN=VAL for --synth. Fix #1062Tristan Gingold2020-01-011-15/+14
|
* vhdl-scanner: handle 'synopsys' pragma.Tristan Gingold2019-11-041-1/+2
|
* vhdl: try to convert identifier to token only for identifiersTristan Gingold2019-10-201-1/+3
| | | | | (and not for bit string literal). Fix #983
* vhdl psl: fully scan PSL keywords in scanner.Tristan Gingold2019-08-201-31/+54
|
* vhdl: recognize PSL units reserved words.Tristan Gingold2019-08-161-0/+6
|
* vhdl: add PSL keywords to vhdl08 reserved words.Tristan Gingold2019-08-141-9/+33
|
* Add support for PSL assumptions, used in formal verification (#880)Pepijn de Vos2019-08-071-0/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | * vhdl: make the parser understand PSL assume * assume does not actually have report according to the spec. Just a property. * add SPL assume to semantic analysis * canonicalise PSL assume * add assume to annotations * add PSL assume to simulation code * statement -> directive * add assume to translation files * update ticked24 testcase * correctly parse assume * add assume testcase * refactor chunk of duplicated code
* vhdl: handle (discard) more pragmas.Tristan Gingold2019-07-251-0/+8
|
* vhdl scanner: handle pragma translate_on/translate_off.Tristan Gingold2019-07-241-3/+94
|
* vhdl: parse and analyze restrict directive.Tristan Gingold2019-07-041-0/+4
|
* Error_Msg_Option: do not raise exception.Tristan Gingold2019-06-251-1/+9
|
* vhdl-scanner: optimizationTristan Gingold2019-06-031-6/+17
|
* vhdl: differenciate block and line comments.Tristan Gingold2019-05-301-2/+2
|
* vhdl-disp_vhdl: print literals and identifiers from the source.Tristan Gingold2019-05-291-0/+5
| | | | Add Literal_Length and set it in the parser.
* errorout: add messages group instead of continuation.Tristan Gingold2019-05-121-7/+9
|
* vhdl: decouple errorouts a bit more.Tristan Gingold2019-05-101-28/+45
|
* vhdl: replace Iir_Int64 by Int64, and Iir_Fp64 by Fp64.Tristan Gingold2019-05-101-10/+10
|
* vhdl: move scanner under vhdl hierarchy.Tristan Gingold2019-05-041-0/+2332