aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl/simulate
Commit message (Collapse)AuthorAgeFilesLines
* simulation: use invalid_instance_slot instead of 0.Tristan Gingold2015-01-242-4/+4
|
* Simulation: renaming.Tristan Gingold2015-01-236-133/+118
|
* simulation: rework scope_level.Tristan Gingold2015-01-236-123/+157
|
* Style fixes.Tristan Gingold2015-01-181-1/+2
|
* simulation: adjust for vhdl08 configurations.Tristan Gingold2015-01-181-39/+38
|
* execution: fix v87 concat with element.Tristan Gingold2015-01-181-20/+24
|
* simulation: handle v87 concatenation.Tristan Gingold2015-01-171-41/+74
|
* debugger: add list command.Tristan Gingold2015-01-171-18/+117
|
* ghdlsimul: adjust after use of name for block_specification.Tristan Gingold2015-01-171-1/+2
|
* Fix build of ghdl_simul (WIP).Tristan Gingold2015-01-166-268/+233
|
* Move translate and simulate.Tristan Gingold2014-11-0524-0/+15671