aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth
Commit message (Expand)AuthorAgeFilesLines
...
* simul: finalize declarations of procedure callsTristan Gingold2022-10-011-0/+2
* synth: handle read for floatsTristan Gingold2022-09-301-0/+12
* synth: handle float-float conversionsTristan Gingold2022-09-301-3/+14
* synth: factorize codeTristan Gingold2022-09-301-8/+1
* simul: handle quiet attributeTristan Gingold2022-09-292-5/+16
* synth: handle guard signal in debuggerTristan Gingold2022-09-281-0/+1
* simul: handle last_value attributeTristan Gingold2022-09-282-0/+8
* synth: handle guard signal in expressionsTristan Gingold2022-09-282-0/+2
* synth: handle null-range loopsTristan Gingold2022-09-284-17/+37
* synth: handle names in record aggregate targetsTristan Gingold2022-09-281-0/+12
* synth: handle array target aggregateTristan Gingold2022-09-271-2/+6
* synth: handle error on variable default valueTristan Gingold2022-09-271-0/+5
* synth-vhdl_eval: handle nor, nandTristan Gingold2022-09-261-0/+21
* synth: handle attributes in configurationsTristan Gingold2022-09-262-1/+12
* synth: improve error checks (type conversion, string literals)Tristan Gingold2022-09-253-33/+37
* synth: rework error procedure, always pass the instanceTristan Gingold2022-09-2514-251/+401
* synth-vhdl_eval: handle vhdl-87 array array concatenationTristan Gingold2022-09-251-2/+31
* synth-vhdl_stmts: fix missing newline in default assertion messagesTristan Gingold2022-09-251-3/+3
* synth: handle default expression for IN variables in assocsTristan Gingold2022-09-251-4/+10
* synth: handle selected names in targetsTristan Gingold2022-09-251-1/+2
* synth-vhdl_eval: handle null-null in array concatenationsTristan Gingold2022-09-251-0/+6
* simul: gather disconnection specifications, create guard signalTristan Gingold2022-09-251-3/+3
* synth: ignore groups and group templatesTristan Gingold2022-09-252-0/+12
* synth: handle attribute namesTristan Gingold2022-09-251-13/+16
* synth: handle individual subprogram associations for expressionsTristan Gingold2022-09-251-55/+61
* synth: rework association conversionsTristan Gingold2022-09-252-28/+64
* synth-vhdl_stmts: rework for subprogram associations (WIP)Tristan Gingold2022-09-251-57/+36
* synth-vhdl_stmts: support of individual paramater associations (WIP)Tristan Gingold2022-09-252-106/+238
* synth-vhdl_stmts: refactore synth_subprogram_associationsTristan Gingold2022-09-251-49/+52
* synth-vhdl_stmts: refactoreTristan Gingold2022-09-251-23/+32
* synth-vhdl_stmts: refactoringTristan Gingold2022-09-251-189/+208
* synth-vhdl_stmts: rework in progress of subprogram associationsTristan Gingold2022-09-251-108/+115
* synth-vhdl_insts: move pragma unreferencedTristan Gingold2022-09-211-1/+2
* synth: simplify elab-vhdl_annotationsTristan Gingold2022-09-192-51/+3
* synth: simplify elab-vhdl_annotationsTristan Gingold2022-09-193-193/+31
* synth: rename vhdl.annotations to elab.vhdl_annotationsTristan Gingold2022-09-196-9/+1708
* synth: rework subprogram associations (WIP)Tristan Gingold2022-09-192-41/+84
* synth-vhdl_stmts: minor renamingTristan Gingold2022-09-183-10/+10
* synth: fix assert failure on attribute specificationTristan Gingold2022-09-181-1/+5
* simul: handle type conversions in port associationsTristan Gingold2022-09-182-38/+40
* synth: handle open variable associationTristan Gingold2022-09-171-22/+31
* simul: use synth_declarations for processes and proceduresTristan Gingold2022-09-172-13/+11
* synth: factorize code (reuse synth_constant_declaration)Tristan Gingold2022-09-174-67/+18
* synth: handle protected types in subprogramsTristan Gingold2022-09-172-7/+50
* synth: improve file handling (skip extra data, errors)Tristan Gingold2022-09-173-3/+53
* synth: finalize filesTristan Gingold2022-09-173-4/+30
* synth: handle read length on text filesTristan Gingold2022-09-171-16/+40
* synth: handle incomplete typesTristan Gingold2022-09-176-24/+87
* synth: handle individual generic associationsTristan Gingold2022-09-171-5/+35
* synth: factorize code with synth_assignment_prefixTristan Gingold2022-09-161-75/+15
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-07 01:40:16 +0000