aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth/synth-environment.adb
Commit message (Collapse)AuthorAgeFilesLines
* synth-environment.adb: fix warningTristan Gingold2022-11-051-1/+0
|
* synth: rework memory inference. Fix #2232Tristan Gingold2022-11-051-14/+28
|
* synth-environment: fix memory crash. Fix #2139Tristan Gingold2022-07-251-2/+8
|
* synth-environment: do inference during wire finalizationTristan Gingold2022-07-111-13/+31
|
* synth-environment: add Loc parameter to Add_Conc_AssignTristan Gingold2022-07-111-2/+6
|
* synth-environment(Merge_Dyn_Insert): disable transformation.Tristan Gingold2022-06-111-1/+3
| | | | | | Do not transform a Dyn_Insert into a Dyn_Insert_En, to avoid spurious latch detection. For #2086
* synth: add hooks to support elaboration of foreign instancesTristan Gingold2021-11-281-0/+12
|
* synth: improve result of is_positiveTristan Gingold2021-08-291-5/+0
|
* synth-environment: add subprograms for signals (preliminary work)Tristan Gingold2021-08-281-0/+98
|
* synth-environment: early transformation of dyn_insert to dyn_insert_enTristan Gingold2021-06-211-0/+27
| | | | Simplifies memory extraction
* synth: add a gate on an optimization to simplify memory handling.Tristan Gingold2021-06-171-6/+12
|
* netlists-memories: strengthen dyn_extract mux reduction. Fix #1781Tristan Gingold2021-06-161-0/+1
|
* synth: minor fixesTristan Gingold2021-06-151-1/+1
|
* synth-environment: add Set/Get_Kind, Wire_UnsetTristan Gingold2021-05-071-1/+20
|
* synth: use a generic version of synth-environment.Tristan Gingold2021-04-271-263/+45
|
* synth: rename synth-context to synth-vhdl_contextTristan Gingold2021-04-161-7/+7
|
* update license headersumarcor2021-02-051-5/+3
|
* synth: always finalize declarations. Fix #1591Tristan Gingold2021-01-131-9/+20
|
* synth: improve diagnostic for multiple assignment. Fix #1428Tristan Gingold2020-08-261-8/+176
|
* synth: push extract on mux2 for inference. For #1421Tristan Gingold2020-08-061-17/+18
|
* synth-environment: allow multiple assignments from instance portsTristan Gingold2020-07-021-17/+16
|
* netlists-memories: cleanup.Tristan Gingold2020-05-291-6/+0
|
* netlists: rework clock handling in memories.Tristan Gingold2020-05-291-0/+4
|
* synth-environment: fix handling of static values in case statements. Fix #1319Tristan Gingold2020-05-181-2/+2
|
* synth: handle inout ports with default values. For #1312Tristan Gingold2020-05-161-1/+5
|
* synth: add support for sequential assertions. Fix #1273Tristan Gingold2020-05-061-45/+131
|
* synth: add comments.Tristan Gingold2020-05-041-2/+0
|
* synth: reduce use of global context.Tristan Gingold2020-05-041-9/+10
|
* synth: improve debugging routines.Tristan Gingold2020-05-041-3/+3
|
* synth: minor refactoring for clean-up.Tristan Gingold2020-05-041-24/+45
|
* synth: partial refactoring to improve handling of controls in case statements.Tristan Gingold2020-05-041-65/+98
|
* synth: use tri_state_type for seq_assign_value.Tristan Gingold2020-05-041-58/+63
|
* synth-environment: minor change to ease debugging.Tristan Gingold2020-05-041-2/+5
|
* synth: use static values for control nets when possible.Tristan Gingold2020-05-021-25/+95
|
* synth: add many calls to set_locationTristan Gingold2020-04-261-2/+4
|
* synth-environment: add an optimization. Fix #1258Tristan Gingold2020-04-241-0/+4
| | | | This optimization is important for the control wires to avoid false paths.
* synth: insert resolver to handle multiple drivers to a signal. Fix #1238Tristan Gingold2020-04-221-3/+52
|
* synth: do not try to do inference on unused nets. Fix #1225Tristan Gingold2020-04-141-1/+5
|
* synth: refactoring to store static values in wires.Tristan Gingold2020-04-091-111/+195
|
* synth: preliminary support of multiport rams (using shared variable).Tristan Gingold2020-03-281-12/+75
| | | | For #1069
* synth-environment: fix incorrect memory access.Tristan Gingold2020-03-251-2/+6
|
* synth-environment: simplify code.Tristan Gingold2020-03-251-9/+5
|
* synth: handle reuse of inferred dff in the same process.Tristan Gingold2020-03-221-25/+60
| | | | Fix tgingold/ghdlsynth-beta#93
* synth-environment: keep order of seq_assign in phi nodes.Tristan Gingold2020-03-211-5/+11
|
* synth: refactoring inference (WIP).Tristan Gingold2020-03-151-32/+69
|
* synth-environment: handle unassigned outputs.Tristan Gingold2020-02-181-6/+8
|
* synth: rework (again) memory inference.Tristan Gingold2020-02-101-7/+25
| | | | | | Preliminary work to support multi-clock memories. Strengthen and fix fallout of Check_Connected. Rename synth.inference to netlists.inference.
* synth: improve support of out/inout variable parameters.Tristan Gingold2020-01-081-0/+2
|
* synth-environment: also optimize mux merge for sub-nets.Tristan Gingold2019-12-311-1/+1
|
* synth-environment: fix links and counts inTristan Gingold2019-11-121-0/+3
|
generated by cgit v1.2.3 (git 2.25.1) at 2025-03-29 15:00:45 +0000