iCE40/ghdl - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	src: Adjust disp-rti for new PSL RTI type.	Ondrej Ille	2021-04-08	1	-12/+27
\|
*	update license headers	umarcor	2021-01-14	1	-11/+9
\|
*	grt: adjust previous patch on grt-waves	Tristan Gingold	2020-08-05	1	-13/+0
\| \| \| \|	Write bounds only when the element subtype of the base type is unbounded.
*	grt: handle more unbounded types in disp_rti and ghw.	Tristan Gingold	2020-08-04	1	-25/+76
\| \| \| \|	Fix #1131
*	grt-disp_signals: fix handling of unbounded aggregates.	Tristan Gingold	2020-08-04	1	-1/+1
\| \| \| \|	For #1420
*	grt: fix crash in --dump-rti for array of unbounded records.	Tristan Gingold	2020-08-04	1	-3/+1
\| \| \| \|	For #1420
*	grt: handle unbounded array subtype in rtis and waves	Tristan Gingold	2020-07-25	1	-0/+22
\|
*	grt: fix warnings from gnatgpl2020.	Tristan Gingold	2020-05-23	1	-5/+5
\| \| \| \|	Was actuals overlap.
*	Add support for PSL assumptions, used in formal verification (#880)	Pepijn de Vos	2019-08-07	1	-0/+3
\| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \|	* vhdl: make the parser understand PSL assume * assume does not actually have report according to the spec. Just a property. * add SPL assume to semantic analysis * canonicalise PSL assume * add assume to annotations * add PSL assume to simulation code * statement -> directive * add assume to translation files * update ticked24 testcase * correctly parse assume * add assume testcase * refactor chunk of duplicated code
*	grt/rtis: fix use of bounds for unbounded subelements.	Tristan Gingold	2019-01-04	1	-1/+4
\|
*	Extract grt.astdio.vhdl from grt.astdio.	Tristan Gingold	2018-12-16	1	-0/+1
\|
*	grt rtis/wave: handle unbounded record subtypes.	Tristan Gingold	2018-10-21	1	-3/+15
\| \| \| \|	Fix #668
*	Rework translation of unbounded and complex types.	Tristan Gingold	2018-10-21	1	-26/+50
\|
*	rti: handle more unbounded record	Tristan Gingold	2017-11-01	1	-2/+4
\| \| \| \|	Fix #418
*	ghwlib/grt-waves: handle unbounded records.	Tristan Gingold	2017-06-02	1	-1/+2
\|
*	rtis/vcd/ghw: handle record subtypes.	Tristan Gingold	2017-02-22	1	-39/+2
\|
*	unbounded records: add rti support (WIP)	Tristan Gingold	2017-02-21	1	-121/+221
\|
*	vhdl08: add support of case-generate statement	Tristan Gingold	2016-07-07	1	-3/+8
\|
*	PSL: add clocked SERE, make endpoints visible from VHDL.	Tristan Gingold	2016-03-22	1	-15/+39
\|
*	PSL: add counters, generate rti and add --psl-report	Tristan Gingold	2016-03-18	1	-6/+31
\|
*	grt rtis_addr: handle B1 ranges.	Tristan Gingold	2016-01-25	1	-5/+30
\|
*	Pass signal values to interfaces. 'sigptr' optimization.	Tristan Gingold	2015-12-18	1	-1/+6
\| \| \| \|	Improve simulation speed by about 20%.
*	grt: add --list-features, and --has-feature	Tristan Gingold	2015-09-14	1	-2/+3
\|
*	grt-disp_rti: fix thinko (no blocks for if-generate).	Tristan Gingold	2015-01-15	1	-2/+5
\|
*	Handle vhdl08 if generate statements	Tristan Gingold	2015-01-07	1	-31/+22
\|
*	Rework for vhdl08 generate: change rtis.	Tristan Gingold	2015-01-04	1	-15/+41
\|
*	rtis: add source location for blocks and object. Use them in fst dumper.	Tristan Gingold	2014-12-13	1	-0/+29
\|
*	grt-disp_rti: disp alias kind.	Tristan Gingold	2014-12-10	1	-4/+6
\|
*	grt-disp_rti.adb: disp array of enum as strings (when possible).	Tristan Gingold	2014-12-10	1	-40/+97
\|
*	Move files and dirs from translate/	Tristan Gingold	2014-11-05	1	-0/+1080