iCE40/ghdl - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	testsuite/vests/vhdl-ams/ashenden: fix some tests.	Tristan Gingold	2019-12-30	2	-6/+4
\|
*	ams-vhdl: handle record nature end name.	Tristan Gingold	2019-12-30	2	-0/+5
\|
*	ams-vhdl: improve error recovery	Tristan Gingold	2019-12-30	6	-61/+92
\|
*	ams-vhdl: analyze, canon and print simultaneous procedural statements.	Tristan Gingold	2019-12-30	6	-90/+175
\|
*	ams-vhdl: fix tree consistency for terminal declaration.	Tristan Gingold	2019-12-30	2	-3/+3
\|
*	testsuite/vets/vhdl-ams: fix syntax.	Tristan Gingold	2019-12-30	14	-42/+42
\|
*	ams-vhdl: correctly test and set staticness of dot/integ attributes.	Tristan Gingold	2019-12-30	1	-8/+7
\|
*	ams-vhdl: print subnature declarations.	Tristan Gingold	2019-12-30	1	-1/+16
\|
*	ams-vhdl: check nature for record natures and terminals.	Tristan Gingold	2019-12-30	9	-466/+646
\|
*	vhdl-ams: fix tree consistency for subnature declaration.	Tristan Gingold	2019-12-29	4	-9/+9
\| \| \| \|	Also fix use and canon for it.
*	vhdl-ams: fix overload for simple simultaneous statement.	Tristan Gingold	2019-12-29	3	-4/+26
\| \| \| \|	Fix tree consistency for branch quantity declarations.
*	testsuite/synth: add test for #1058	Tristan Gingold	2019-12-29	3	-0/+61
\|
*	synth: handle wire assigned to a static value. Fix #1058	Tristan Gingold	2019-12-29	3	-9/+104
\|
*	testsuite/vests: add files-ams.txt	Tristan Gingold	2019-12-28	2	-0/+730
\|
*	vhdl: improve support of AMS-vhdl (array and record natures, source quantities)	Tristan Gingold	2019-12-28	39	-1800/+6981
\|
*	vhdl: add Has_Delay_Machanism for optional 'inertial' printing.	Tristan Gingold	2019-12-26	8	-106/+186
\|
*	vhdl-prints: subtype indication is optional in object alias.	Tristan Gingold	2019-12-26	1	-3/+2
\|
*	testsuite: add a test for previous change	Tristan Gingold	2019-12-26	3	-0/+28
\|
*	libraries: handle redefinition of a package by an entity.	Tristan Gingold	2019-12-26	1	-75/+80
\|
*	testsuite/gna: add a test for #1057	Tristan Gingold	2019-12-24	3	-0/+22
\|
*	vhdl: handle non-object aliases in selected use clause. Fix #1057	Tristan Gingold	2019-12-24	1	-5/+8
\|
*	testsuite/synth: add testcase for #1054	Tristan Gingold	2019-12-24	3	-0/+66
\|
*	synth: handle is_x (as false). Fix #1054	Tristan Gingold	2019-12-24	1	-0/+4
\|
*	vhdl: recognize ieee.std_logic_1164.is_x.	Tristan Gingold	2019-12-24	6	-353/+367
\|
*	testsuite/synth: add test for #1021	Tristan Gingold	2019-12-24	4	-0/+217
\|
*	ghdlsynth: allow display for libghdl.	Tristan Gingold	2019-12-24	1	-21/+42
\|
*	netlists-disp_vhdl: handle conversion from std_logic to signed/unsigned.	Tristan Gingold	2019-12-24	2	-8/+20
\|
*	netlists-memories: add convert_to_memory.	Tristan Gingold	2019-12-24	1	-298/+504
\|
*	synth: add minor comments.	Tristan Gingold	2019-12-23	2	-1/+3
\|
*	synth: add Get_Input_Instance.	Tristan Gingold	2019-12-14	4	-10/+21
\|
*	netlists-memories: add comments.	Tristan Gingold	2019-12-14	1	-2/+44
\|
*	netlists-memories: remove unused subprograms.	Tristan Gingold	2019-12-08	1	-318/+0
\|
*	netlists-memories: reduce muxes.	Tristan Gingold	2019-12-08	1	-1/+162
\|
*	synth: rework in netlists-memories.	Tristan Gingold	2019-12-06	1	-61/+128
\|
*	libraries/ieee2008: partial merge of vhdl2019 for fixed_generic_pkg	Tristan Gingold	2019-12-06	1	-373/+363
\|
*	testsuite: add a test for #1018	Tristan Gingold	2019-12-05	2	-0/+36
\|
*	netlists-disp_vhdl: handle 1-bit add/sub.	Tristan Gingold	2019-12-05	1	-4/+12
\|
*	netlists-memories: avoid a crash when no read. Fix #1018	Tristan Gingold	2019-12-05	1	-1/+7
\|
*	netlists-disp_vhdl: handle more ROMs.	Tristan Gingold	2019-12-05	1	-2/+12
\|
*	netlists-memories: improve ROM inference. For issue #1008	Tristan Gingold	2019-12-05	1	-26/+48
\|
*	netlists-dump: adjust can_inline after cleanup of	Tristan Gingold	2019-12-05	1	-4/+20
\|
*	netlists-memories: generate mem_rd_sync gates.	Tristan Gingold	2019-12-05	2	-170/+142
\|
*	netlists-gates: add comments.	Tristan Gingold	2019-12-05	1	-3/+13
\|
*	netlists-disp_vhdl: handle id_mem_rd_sync	Tristan Gingold	2019-12-05	1	-0/+15
\|
*	netlists: add enable port to id_mem_rd_sync.	Tristan Gingold	2019-12-05	2	-10/+20
\|
*	netlists: add remove_output_gates.	Tristan Gingold	2019-12-05	3	-0/+31
\|
*	netlists-memories: rework.	Tristan Gingold	2019-12-05	3	-3/+857
\|
*	synth: add set_location_maybe (for roms).	Tristan Gingold	2019-12-05	3	-2/+35
\|
*	ghdlsynth: fix crash on synthesis of a second design.	Tristan Gingold	2019-12-05	1	-0/+4
\|
*	testsuite: add test for #1050	Tristan Gingold	2019-12-04	2	-0/+47
\|