aboutsummaryrefslogtreecommitdiffstats
path: root/pyGHDL/dom/Aggregates.py
diff options
context:
space:
mode:
Diffstat (limited to 'pyGHDL/dom/Aggregates.py')
-rw-r--r--pyGHDL/dom/Aggregates.py4
1 files changed, 2 insertions, 2 deletions
diff --git a/pyGHDL/dom/Aggregates.py b/pyGHDL/dom/Aggregates.py
index 89acfa312..ac8ecbca8 100644
--- a/pyGHDL/dom/Aggregates.py
+++ b/pyGHDL/dom/Aggregates.py
@@ -48,14 +48,14 @@ from pyVHDLModel.VHDLModel import (
IndexedAggregateElement as VHDLModel_IndexedAggregateElement,
RangedAggregateElement as VHDLModel_RangedAggregateElement,
NamedAggregateElement as VHDLModel_NamedAggregateElement,
- OthersAggregateElement as VHDLModel_OthersAggregateElement, Expression
+ OthersAggregateElement as VHDLModel_OthersAggregateElement,
+ Expression,
)
__all__ = []
-
@export
class SimpleAggregateElement(VHDLModel_SimpleAggregateElement):
def __init__(self, expression: Expression):