summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* Adding support for user-specified wire delays in &if.Alan Mishchenko2019-05-292-1/+17
* Adding command 'symfun' to generate truth table of a symmetric function.Alan Mishchenko2019-05-251-0/+75
* Adding command &print_truth to print truth tables for primary outputs.Alan Mishchenko2019-05-252-0/+123
* Corner case bug fix in reducing equivalences.Alan Mishchenko2019-05-241-1/+2
* Experiments with counting care bits.Alan Mishchenko2019-05-231-0/+106
* Changes to the interface of &cfs.Alan Mishchenko2019-05-212-5/+5
* Changes to the interface of &cfs.Alan Mishchenko2019-05-152-5/+18
* Merge branch 'master' of https://github.com/berkeley-abc/abcAlan Mishchenko2019-05-111-1/+1
|\
| * Fix a memset that doesn't zero enough bytes.Jerry James2019-05-081-1/+1
* | Fixing recent change to 'print_stats'.Alan Mishchenko2019-05-112-2/+3
|/
* Modifying 'write_truth' to dump truth table in hex.Alan Mishchenko2019-05-073-3/+30
* Experiment with frontier cut computation.Alan Mishchenko2019-05-011-0/+15
* Adding the possibility to specify file name in 'pdr'.Alan Mishchenko2019-04-224-4/+16
* Adding switch &st -s for MUX restructring.Alan Mishchenko2019-04-211-1/+2
* Adding switch &st -s for MUX restructring.Alan Mishchenko2019-04-212-2/+89
* Improvements to the retiming algorithm.Alan Mishchenko2019-04-181-1/+7
* Improvements to the retiming algorithm.Alan Mishchenko2019-04-181-1/+1
* Improvements to the retiming algorithm.Alan Mishchenko2019-04-181-22/+63
* Enabling dumping of the library of minimum circuits (compiler warnings).Alan Mishchenko2019-04-182-10/+14
* Enabling dumping of the library of minimum circuits (file support).Alan Mishchenko2019-04-182-28/+25
* Adding switch &dch -e to reduce equivalences.Alan Mishchenko2019-04-171-4/+18
* Enabling dumping of the library of minimum circuits.Alan Mishchenko2019-04-172-12/+24
* Adding new command handler for experimental procedures.Alan Mishchenko2019-04-173-0/+103
* Fix naming problem in converting a logic network into a netlist.Alan Mishchenko2019-04-171-1/+4
* Fix index of delay tables created by %blast.Alan Mishchenko2019-04-162-3/+3
* Adding switch 'read_truth -f <file_name>' to read truth table from file.Alan Mishchenko2019-04-151-9/+22
* Adding miter construction with one bit-level output for each pair of word-lev...Alan Mishchenko2019-04-141-1/+1
* Adding miter construction with one bit-level output for each pair of word-lev...Alan Mishchenko2019-04-145-13/+59
* Adding clock enable extraction as command &put -e.Alan Mishchenko2019-04-142-15/+80
* Decoupling identical flop-input names in &put.Alan Mishchenko2019-04-101-2/+10
* Small change to fix broken C++ build.Alan Mishchenko2019-04-091-1/+2
* Extending generic simulation APIs.Alan Mishchenko2019-04-092-5/+10
* Supporting reset in retiming.Alan Mishchenko2019-04-091-0/+6
* Supporting LUT in NDR and WLC.Alan Mishchenko2019-04-057-5/+30
* Converting dch-style equivalences into scorr-style ones.Alan Mishchenko2019-04-051-0/+12
* Recognizing async reset in blasting (the case of constant 0 driver).Alan Mishchenko2019-04-021-2/+18
* Compiler warning.Alan Mishchenko2019-03-281-1/+0
* Extending simulation interface.Alan Mishchenko2019-03-282-5/+10
* Adding support for logging in command &gla.Alan Mishchenko2019-03-271-5/+18
* Changing print-out in 'dprove' when the miter is combinational.Alan Mishchenko2019-03-271-10/+13
* Recognizing async reset in blasting.Alan Mishchenko2019-03-266-1/+69
* Making 'ndr.h' fully independent of other ABC data-structures.Alan Mishchenko2019-03-231-12/+18
* Add special handling of script-level assertions.Alan Mishchenko2019-03-201-2/+98
* Prevent assertions from firing for deep logic networks.Alan Mishchenko2019-03-201-4/+4
* Adding support for LUT primitive in NDR.Alan Mishchenko2019-03-201-1/+1
* Adding support for LUT primitive in NDR.Alan Mishchenko2019-03-202-1/+3
* Fixing several potential bugs.Alan Mishchenko2019-03-193-3/+3
* Adding new command line args.Alan Mishchenko2019-03-181-0/+3
* Adding new command line args.Alan Mishchenko2019-03-132-5/+7
* Changing the default delay of buffers driving POs.Alan Mishchenko2019-03-131-1/+3