index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
map
Commit message (
Collapse
)
Author
Age
Files
Lines
...
*
Buf fixes and minor changes to the &if mapper.
Alan Mishchenko
2013-08-29
2
-4
/
+29
|
*
Buf fixes and minor changes to the &if mapper.
Alan Mishchenko
2013-08-29
2
-2
/
+16
|
*
Adding code to count statistics about decomposable LUT5.
Alan Mishchenko
2013-08-18
3
-0
/
+12
|
*
Extending 'permute' to handle user-specified flop permutation.
Alan Mishchenko
2013-08-16
1
-2
/
+2
|
*
Enabling LUT decomposition in two special cases.
Alan Mishchenko
2013-08-14
1
-3
/
+3
|
*
Enabling LUT decomposition in two special cases.
Alan Mishchenko
2013-08-14
1
-2
/
+2
|
*
Enabling LUT decomposition in two special cases.
Alan Mishchenko
2013-08-14
1
-2
/
+4
|
*
Enabling additional matching feature in the LUT mapper.
Alan Mishchenko
2013-08-13
1
-6
/
+6
|
*
Enabling additional matching feature in the LUT mapper.
Alan Mishchenko
2013-08-12
1
-1
/
+0
|
*
Enabling additional matching feature in the LUT mapper.
Alan Mishchenko
2013-08-12
6
-1
/
+477
|
*
Integrated buffering and sizing.
Alan Mishchenko
2013-08-11
7
-63
/
+89
|
*
Integrated buffering and sizing.
Alan Mishchenko
2013-08-11
6
-21
/
+44
|
*
Integrated buffering and sizing.
Alan Mishchenko
2013-08-10
1
-1
/
+1
|
*
Integrated buffering and sizing.
Alan Mishchenko
2013-08-10
8
-102
/
+186
|
*
Integrated buffering and sizing.
Alan Mishchenko
2013-08-10
1
-5
/
+5
|
*
Bug fix in incremental timing.
Alan Mishchenko
2013-08-10
2
-12
/
+18
|
*
Enable wire load estimation in buffering/sizing.
Alan Mishchenko
2013-08-10
6
-38
/
+46
|
*
Integrated buffering and sizing.
Alan Mishchenko
2013-08-09
3
-19
/
+16
|
*
Integrated buffering and sizing.
Alan Mishchenko
2013-08-09
4
-21
/
+19
|
*
Integrated buffering and sizing.
Alan Mishchenko
2013-08-09
4
-67
/
+89
|
*
Integrated buffering and sizing.
Alan Mishchenko
2013-08-09
4
-30
/
+67
|
*
Improvements to buffering and sizing.
Alan Mishchenko
2013-08-09
6
-29
/
+101
|
*
Improvements to buffering and sizing.
Alan Mishchenko
2013-08-09
7
-85
/
+242
|
*
Improvements to buffering and sizing.
Alan Mishchenko
2013-08-09
3
-67
/
+26
|
*
Improvements to buffering and sizing.
Alan Mishchenko
2013-08-09
7
-124
/
+181
|
*
Compiler warnings.
Alan Mishchenko
2013-08-08
1
-1
/
+1
|
*
Integrated buffering and sizing.
Alan Mishchenko
2013-08-08
12
-99
/
+683
|
*
Improvements to buffering and sizing.
Alan Mishchenko
2013-08-07
2
-172
/
+159
|
*
Improvements to buffering and sizing.
Alan Mishchenko
2013-08-06
8
-36
/
+502
|
*
Improvements to buffering and sizing.
Alan Mishchenko
2013-08-06
4
-18
/
+288
|
*
Adding new (un)buffering with phase information.
Alan Mishchenko
2013-08-05
1
-5
/
+30
|
*
Adding new (un)buffering with phase information.
Alan Mishchenko
2013-08-05
3
-9
/
+107
|
*
Adding code to estimate buffer trees.
Alan Mishchenko
2013-08-05
7
-43
/
+249
|
*
Change from input slew to input drive strength in the BLIF file.
Alan Mishchenko
2013-08-04
5
-10
/
+81
|
*
Adding switch 'buffer -p' to enable buffing of the primary inputs.
Alan Mishchenko
2013-08-02
3
-9
/
+16
|
*
Internal parameter tuning.
Alan Mishchenko
2013-07-31
1
-1
/
+1
|
*
Parametrizing standard-cell mapper to account for the fanout delay.
Alan Mishchenko
2013-07-30
5
-10
/
+47
|
*
Added commands 'maxsize' and 'unbuffer'.
Alan Mishchenko
2013-07-29
1
-3
/
+8
|
*
Added commands 'maxsize' and 'unbuffer'.
Alan Mishchenko
2013-07-29
3
-8
/
+192
|
*
Compiler warning.
Alan Mishchenko
2013-07-29
1
-1
/
+1
|
*
Improved buffering.
Alan Mishchenko
2013-07-29
8
-333
/
+334
|
*
Improved gate-sizing.
Alan Mishchenko
2013-07-29
7
-3
/
+600
|
*
Tuning standard-cell mapping flow.
Alan Mishchenko
2013-07-24
9
-65
/
+112
|
*
Tuning standard-cell mapping flow.
Alan Mishchenko
2013-07-23
2
-4
/
+5
|
*
Tuning standard-cell mapping flow.
Alan Mishchenko
2013-07-23
1
-1
/
+1
|
*
Tuning standard-cell mapping flow.
Alan Mishchenko
2013-07-23
6
-171
/
+246
|
*
Bug fix and warning print.
Alan Mishchenko
2013-07-22
2
-2
/
+5
|
*
Generating GENLIB library from SCL.
Alan Mishchenko
2013-07-22
8
-185
/
+470
|
*
Restructuring gate-sizing code trying to separate timing analysis.
Alan Mishchenko
2013-07-21
13
-298
/
+580
|
*
New technology mapper.
Alan Mishchenko
2013-07-21
6
-20
/
+25
|
[prev]
[next]