summaryrefslogtreecommitdiffstats
path: root/src/base
Commit message (Expand)AuthorAgeFilesLines
...
| * Updating LUT synthesis code.Alan Mishchenko2021-05-112-10/+92
| * Updating LUT synthesis code.Alan Mishchenko2021-05-081-2/+3
| * Fixing mismatch in &cec -x which should return undecided rather than non-equi...Alan Mishchenko2021-05-081-1/+1
| * Experiments with LUT mapping for small functions.Alan Mishchenko2021-05-012-4/+73
| * Making sure read_bench can read nodes up to 15 inputs.Alan Mishchenko2021-04-302-5/+6
| * Several changes for standard mapping.Alan Mishchenko2021-04-281-2/+4
| * Passing node labels.Alan Mishchenko2021-04-263-0/+10
| * Computing sum of PO support sizes.Alan Mishchenko2021-04-091-1/+2
| * An option to extend the number of primary inputs.Alan Mishchenko2021-03-281-2/+32
| * Compiler warnings.Alan Mishchenko2021-03-281-3/+3
| * Command &iwls21test for evaluating the results of 2021 IWLS Contest.Alan Mishchenko2021-03-282-0/+184
| * Adding a random seed to control randomness in 'permute' (correction).Alan Mishchenko2021-03-111-2/+2
| * Adding a random seed to control randomness in 'permute'.Alan Mishchenko2021-03-111-2/+17
| * Preventing command history from being overwritten by internal scripts.Alan Mishchenko2021-01-094-1/+10
| * Compiler warnings.Alan Mishchenko2020-12-211-0/+1
| * Adding solver type in &sat.Alan Mishchenko2020-12-161-2/+14
| * Adding generation of combinational speculative miters.Alan Mishchenko2020-12-161-3/+17
| * Adding switch to replace proved outputs by const0.Alan Mishchenko2020-12-161-5/+9
| * Deriving equivalent nets from proved equivalences.Alan Mishchenko2020-12-091-1/+28
| * Adding timeout to several commands.Alan Mishchenko2020-12-073-19/+52
| * Added switch -y to control blasting divide-by-zero condition.Alan Mishchenko2020-11-293-3/+9
| * Renaming one command.Alan Mishchenko2020-11-231-3/+3
| * Added an option to keep PI/PO names unchanged in 'short_names'.Alan Mishchenko2020-11-223-4/+23
| * Passing conflict limit to &cec.Alan Mishchenko2020-11-221-2/+2
| * Integration with several commands.Alan Mishchenko2020-11-191-18/+41
| * Extending sweeper to handle XORs.Alan Mishchenko2020-11-151-2/+2
| * Upgrading the SAT solvers.Alan Mishchenko2020-11-141-3/+15
| * Improvements to the SAT sweeper.Alan Mishchenko2020-11-131-3/+3
| * Adding and integrating new SAT solver APIs.Alan Mishchenko2020-11-131-2/+15
| * Duplicating Glucose package.Alan Mishchenko2020-11-121-0/+3
| * Experiments with SAT sweeping.Alan Mishchenko2020-11-101-7/+23
| * Setting default conflict limit in &fraig to be high.Alan Mishchenko2020-11-091-0/+1
| * Experiments with SAT sweeping.Alan Mishchenko2020-11-091-2/+8
| * Trying to explicitly compute don't-cares during optimization.Alan Mishchenko2020-11-012-5/+14
| * Experimental cost function in technology mapping.Alan Mishchenko2020-11-011-1/+5
| * Adding an option to write Verilog with LUT instances (compiler warnings).Alan Mishchenko2020-10-312-3/+3
| * Adding an option to write Verilog with LUT instances.Alan Mishchenko2020-10-312-3/+196
| * Fixing a clang error related to 'unlink'.Alan Mishchenko2020-10-091-0/+3
| * New command 'read_sf'.Alan Mishchenko2020-10-012-0/+128
| * Changing SAT sweepers (ifraig and &fraig) to be stronger by default.Alan Mishchenko2020-09-241-1/+2
| * Improving MFFC computation code.Alan Mishchenko2020-09-176-172/+181
| * Compiler warnings.Alan Mishchenko2020-09-131-1/+1
| * Experiments with iterative synthesis.Alan Mishchenko2020-09-134-37/+120
| * Adding switch &cec -w to print SAT solver stats.Alan Mishchenko2020-09-061-2/+6
| * Fixing a typo in setting the miter type.Alan Mishchenko2020-09-061-1/+1
| * Verifying new resub code.Alan Mishchenko2020-09-061-0/+1
| * Experiments with ICCAD CAD benchmarks (Problem A).Alan Mishchenko2020-09-032-7/+627
| * Experiments with window computation.Alan Mishchenko2020-08-151-0/+1
| * Making &cec use precomputed simulation info.Alan Mishchenko2020-08-121-0/+5
| * New ways of reading MiniAIG.Alan Mishchenko2020-07-291-3/+10
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-05 16:02:39 +0000