index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
base
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
Adding cyclicity check for netlist with boxes.
Alan Mishchenko
2014-11-10
6
-3
/
+403
*
Removing unauthorized printout in 'pdr'.
Alan Mishchenko
2014-11-09
1
-1
/
+1
*
Detecting full-adder chains and putting them into white boxes.
Alan Mishchenko
2014-11-09
1
-0
/
+60
*
Experimental implementation of BMC-related procedures.
Alan Mishchenko
2014-11-04
1
-0
/
+86
*
Added switches '-c' and '-n' to 'init'.
Alan Mishchenko
2014-11-02
2
-13
/
+49
*
Compiler warnings.
Alan Mishchenko
2014-10-28
1
-1
/
+1
*
Changes to enable building external code.
Alan Mishchenko
2014-10-28
3
-32
/
+2
*
Changes to enable building external code.
Alan Mishchenko
2014-10-27
3
-378
/
+376
*
Changing switch -v in 'qbf' and '&qbf' to be non-verbose by default.
Alan Mishchenko
2014-10-26
1
-2
/
+2
*
New command &satenum to enumerate SAT assignments of a miter in a naive way.
Alan Mishchenko
2014-10-25
1
-0
/
+69
*
Adding switch &fftest -N <num> to detect fixed vars after each <num> iterations.
Alan Mishchenko
2014-10-25
1
-2
/
+14
*
Merged in sterin/abc (pull request #9)
Alan Mishchenko
2014-10-23
2
-0
/
+45
|
\
|
*
make it easy to add intialization functions to Abc_FrameInit()/Abc_FrameEnd()
Baruch Sterin
2014-10-22
2
-0
/
+45
*
|
One bug fix and two small changes.
Alan Mishchenko
2014-10-22
1
-2
/
+2
*
|
One bug fix and two small changes.
Alan Mishchenko
2014-10-22
2
-7
/
+13
|
/
*
Disabling MiniSAT 2.2 for now.
Alan Mishchenko
2014-10-21
1
-1
/
+1
*
Compiler problems.
Alan Mishchenko
2014-10-21
1
-1
/
+5
*
Preparing to work with C++ code.
Alan Mishchenko
2014-10-21
2
-0
/
+44
*
Adding commands backup/restore.
Alan Mishchenko
2014-10-21
3
-0
/
+84
*
Adding switch &qbf -q to quantify functional variables.
Alan Mishchenko
2014-10-20
1
-2
/
+20
*
Improved QBF solver.
Alan Mishchenko
2014-10-18
1
-2
/
+125
*
Fixed "bm" command hang issue.
grigora
2014-10-11
1
-7
/
+6
*
Improvements to the parser.
Alan Mishchenko
2014-10-10
1
-7
/
+86
*
Naive (SAT-only) CEC option.
Alan Mishchenko
2014-10-10
1
-2
/
+6
*
Bug fix in the bit-blaster.
Alan Mishchenko
2014-10-10
1
-3
/
+3
*
Improvements to ISOP.
Alan Mishchenko
2014-10-10
2
-5
/
+7
*
Improvements to ISOP.
Alan Mishchenko
2014-10-10
2
-4
/
+10
*
Detection of threshold functions.
Alan Mishchenko
2014-10-08
2
-3
/
+25
*
Bug fix in move_names.
Alan Mishchenko
2014-10-05
1
-0
/
+1
*
Deriving cell mapping with &if -kz.
Alan Mishchenko
2014-10-04
1
-1
/
+6
*
Deriving cell mapping with &if -kz.
Alan Mishchenko
2014-10-04
1
-1
/
+14
*
Deriving AIG after cell mapping.
Alan Mishchenko
2014-10-03
2
-2
/
+29
*
Bug fix in Verilog writer.
Alan Mishchenko
2014-10-02
1
-8
/
+8
*
Adding switch -R to 'if'.
Alan Mishchenko
2014-10-02
1
-27
/
+39
*
Improvements to bit-blaster.
Alan Mishchenko
2014-10-01
2
-23
/
+88
*
Improvements to bit-blaster.
Alan Mishchenko
2014-09-30
1
-1
/
+1
*
Improvements to bit-blaster.
Alan Mishchenko
2014-09-30
3
-75
/
+120
*
Adding options to &flow.
Alan Mishchenko
2014-09-29
1
-4
/
+9
*
Adding options to &flow2.
Alan Mishchenko
2014-09-29
1
-4
/
+9
*
Adding options to &flow.
Alan Mishchenko
2014-09-29
1
-4
/
+9
*
Command to rename files in the same directory.
Alan Mishchenko
2014-09-28
1
-0
/
+191
*
Adding out-of-bounds checks to AIGER readers.
Alan Mishchenko
2014-09-28
1
-1
/
+1
*
Adding features to CNF generation.
Alan Mishchenko
2014-09-28
1
-6
/
+16
*
Renaming DSD commands (dsd_tune -> dsd_match; dsd_clean -> dsd_filter).
Alan Mishchenko
2014-09-28
3
-11
/
+51
*
Support for sequential designs in word-level Verilog.
Alan Mishchenko
2014-09-26
5
-79
/
+196
*
Enabling print-out, for each operator, of the percetage of AND nodes after bi...
Alan Mishchenko
2014-09-25
4
-14
/
+35
*
Printing node type statistics.
Alan Mishchenko
2014-09-24
1
-33
/
+57
*
Printing node type statistics.
Alan Mishchenko
2014-09-24
1
-10
/
+10
*
Printing node type statistics.
Alan Mishchenko
2014-09-24
2
-2
/
+106
*
Bug fix in handling MUXes in Verilog parser, induced by recent changes.
Alan Mishchenko
2014-09-24
1
-0
/
+2
[prev]
[next]