index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
base
/
abci
Commit message (
Collapse
)
Author
Age
Files
Lines
...
*
Improvements to NDR to represent hierarchical designs.
Alan Mishchenko
2018-02-05
1
-1
/
+2
|
*
Experiments with circuit-based SAT.
Alan Mishchenko
2018-01-27
1
-4
/
+15
|
*
Experiments with SAT-based simulation.
Alan Mishchenko
2018-01-25
1
-1
/
+1
|
*
Updates to exact synthesis commands.
Alan Mishchenko
2018-01-19
1
-4
/
+26
|
*
New command 'testexact'.
Alan Mishchenko
2018-01-04
1
-0
/
+51
|
*
New exact synthesis command 'allexact'.
Alan Mishchenko
2017-12-30
1
-2
/
+2
|
*
New exact synthesis command 'allexact'.
Alan Mishchenko
2017-12-28
1
-1
/
+170
|
*
Adding parameter structure to 'twoexact' and 'lutexact'.
Alan Mishchenko
2017-12-06
1
-59
/
+71
|
*
An improvement to 'twoexact' and 'lutexact'.
Alan Mishchenko
2017-12-06
1
-0
/
+27
|
*
An improvement to 'twoexact' and 'lutexact'.
Alan Mishchenko
2017-12-06
1
-2
/
+2
|
*
Switch -a to use only AND-gates in 'twoexact' and 'lutexact'.
Alan Mishchenko
2017-12-06
1
-14
/
+22
|
*
New command 'lutexact'.
Alan Mishchenko
2017-12-05
1
-0
/
+104
|
*
Adding switch -a to 'write_verilog' to write factored forms without XORs and ↵
Alan Mishchenko
2017-12-03
1
-1
/
+1
|
|
|
|
MUXes.
*
Changes to make GIA structural hashing use a dedicated array instead of ↵
Alan Mishchenko
2017-11-13
1
-2
/
+2
|
|
|
|
pObj->Value.
*
Adding API to dump MiniAIG into a Verilog file and other small changes.
Alan Mishchenko
2017-10-22
1
-1
/
+1
|
*
Adding random search in exact synthesis.
Alan Mishchenko
2017-10-20
1
-6
/
+23
|
*
Integrating old SAT solver into majexact and twoexact.
Alan Mishchenko
2017-10-19
1
-11
/
+27
|
*
Integrating Glucose into &qbf.
Alan Mishchenko
2017-10-17
1
-6
/
+11
|
*
Fix the build.
Alan Mishchenko
2017-10-11
1
-1
/
+0
|
*
Another variation on exact synthesis.
Alan Mishchenko
2017-10-11
1
-1
/
+80
|
*
Adding printout of slack distribution for mapped networks.
Alan Mishchenko
2017-10-02
1
-3
/
+7
|
*
Exact synthesis of majority gates.
Alan Mishchenko
2017-10-01
1
-14
/
+18
|
*
Exact synthesis of majority gates.
Alan Mishchenko
2017-10-01
1
-0
/
+75
|
*
Maintenance and updates.
Alan Mishchenko
2017-09-24
1
-4
/
+9
|
*
Maintenance and updates.
Alan Mishchenko
2017-09-20
1
-11
/
+22
|
*
Enabling Glucose in SAT sweeping: &fraig -g.
Alan Mishchenko
2017-09-18
1
-3
/
+10
|
*
Adding support for Dimacs input to &satoko.
Alan Mishchenko
2017-09-16
1
-6
/
+14
|
*
Experiment with mapping.
Alan Mishchenko
2017-09-15
1
-1
/
+80
|
*
Updates to &bmcs to help debugging.
Alan Mishchenko
2017-09-12
1
-2
/
+2
|
*
Adding switch '-c' to 'dsec' to disable internal netlist check.
Alan Mishchenko
2017-09-09
1
-17
/
+21
|
*
Disabling CNF simplification in &bmcs -g.
Alan Mishchenko
2017-09-07
1
-2
/
+2
|
*
Trying to enable CNF simplification in &bmcs -g.
Alan Mishchenko
2017-09-07
1
-2
/
+7
|
*
Integrating Glucose into bmc3 -g.
Alan Mishchenko
2017-09-06
1
-2
/
+6
|
*
Integrating Glucose into &bmcs -g.
Alan Mishchenko
2017-09-06
1
-5
/
+11
|
*
Renaming command-line option '-s' to be '-q' in 'pdr'.
Alan Mishchenko
2017-09-06
1
-4
/
+4
|
*
Several changes to various packages.
Alan Mishchenko
2017-09-04
2
-1
/
+29
|
*
Integrating Satoko into 'bmc' and 'bmc2'.
Alan Mishchenko
2017-08-16
2
-12
/
+24
|
*
Trying &bmcs with external solvers.
Alan Mishchenko
2017-08-15
1
-1
/
+6
|
*
Unfold several timeframes at the same time in &bmcs.
Alan Mishchenko
2017-08-15
1
-3
/
+15
|
*
Adding an option to bmc3 to use Satoko intead of the default SAT solver.
Alan Mishchenko
2017-08-13
1
-2
/
+6
|
*
Experiments with BMC.
Alan Mishchenko
2017-08-13
1
-1
/
+1
|
*
Experiments with BMC.
Alan Mishchenko
2017-08-13
1
-2
/
+16
|
*
add frame done callback support for command &bmcs
Baruch Sterin
2017-08-09
1
-0
/
+2
|
*
Experiments with BMC.
Alan Mishchenko
2017-08-09
1
-0
/
+106
|
*
New commands for backing up networks.
Alan Mishchenko
2017-08-04
1
-1
/
+196
|
*
Transforming miter by swapping sides.
Alan Mishchenko
2017-07-23
1
-10
/
+18
|
*
Compiler warnings.
Alan Mishchenko
2017-07-22
6
-11
/
+11
|
*
Experiments with logic optimization.
Alan Mishchenko
2017-07-21
1
-0
/
+98
|
*
Adding new command line options for &verify and &synch2.
Alan Mishchenko
2017-07-06
1
-6
/
+14
|
*
Temp changes
Alan Mishchenko
2017-06-15
1
-1
/
+8
|
[prev]
[next]