summaryrefslogtreecommitdiffstats
path: root/src/base/abci
Commit message (Expand)AuthorAgeFilesLines
* Updates for the new BMC engine.Alan Mishchenko2013-09-051-6/+11
* Updates for the new BMC engine.Alan Mishchenko2013-09-051-1/+1
* Updates for the new BMC engine.Alan Mishchenko2013-09-051-6/+12
* Adding check to &sim3 for the case when the AIG is combinational.Alan Mishchenko2013-09-051-1/+5
* Improved unrolling manager.Alan Mishchenko2013-09-051-7/+7
* Adding switch 'ps -s' to skip counting buffers/inverters as nodes.Alan Mishchenko2013-09-021-16/+10
* Adding switch 'ps -s' to skip counting buffers/inverters as nodes.Alan Mishchenko2013-09-023-9/+15
* Removing some old useless code.Alan Mishchenko2013-09-024-515/+2
* Adding interpolant computation sat_solver2.Alan Mishchenko2013-09-023-10/+19
* Adding switch &get -m to import mapped network into the &-space.Alan Mishchenko2013-09-012-15/+28
* Buf fixes and minor changes to the &if mapper.Alan Mishchenko2013-08-291-1/+1
* Added switch &sim -g to enable flop grouping.Alan Mishchenko2013-08-201-2/+6
* Extending 'permute' to handle user-specified flop permutation.Alan Mishchenko2013-08-161-10/+21
* Enabling LUT decomposition in two special cases.Alan Mishchenko2013-08-141-0/+5
* Enabling additional matching feature in the LUT mapper.Alan Mishchenko2013-08-121-11/+1
* Enabling additional matching feature in the LUT mapper.Alan Mishchenko2013-08-121-7/+31
* Improvements to buffering and sizing.Alan Mishchenko2013-08-092-1/+7
* SAT solver with dynamic CNF loading.Alan Mishchenko2013-08-011-0/+86
* Parametrizing standard-cell mapper to account for the fanout delay.Alan Mishchenko2013-07-302-6/+21
* Compiler warning.Alan Mishchenko2013-07-291-1/+1
* Adding support for input slew and output capacitance to timer and gate-sizer ...Alan Mishchenko2013-07-241-0/+24
* Tuning standard-cell mapping flow.Alan Mishchenko2013-07-242-17/+51
* Tuning standard-cell mapping flow.Alan Mishchenko2013-07-231-16/+28
* Bug fix and warning print.Alan Mishchenko2013-07-221-2/+42
* Memory leaks.Alan Mishchenko2013-07-211-8/+4
* Adding support for input slew and output capacitance to timer and gate-sizer.Alan Mishchenko2013-07-211-2/+2
* Adding support for input slew (.input_drive) and output capacitance (.output_...Alan Mishchenko2013-07-213-111/+159
* New technology mapper.Alan Mishchenko2013-07-181-4/+8
* New technology mapper.Alan Mishchenko2013-07-171-11/+48
* Improved printout of XOR/MUX/AND in 'print_stats'.Alan Mishchenko2013-07-161-12/+18
* Imporvements to 'eliminate'.Alan Mishchenko2013-07-161-6/+20
* New technology mapper.Alan Mishchenko2013-07-152-3/+17
* New technology mapper.Alan Mishchenko2013-07-141-2/+2
* New technology mapper.Alan Mishchenko2013-07-142-4/+23
* New technology mapper.Alan Mishchenko2013-07-131-3/+8
* New technology mapper.Alan Mishchenko2013-07-131-2/+6
* New technology mapper.Alan Mishchenko2013-07-131-1/+1
* New technology mapper.Alan Mishchenko2013-07-121-4/+33
* Compiler warnings.Alan Mishchenko2013-07-121-1/+1
* Compiler warnings.Alan Mishchenko2013-07-122-24/+24
* New technology mapper.Alan Mishchenko2013-07-121-8/+85
* Compiler problem.Alan Mishchenko2013-07-012-150/+150
* Compiler problem.Alan Mishchenko2013-07-011-20/+20
* Fixing a typo.Alan Mishchenko2013-07-011-1/+1
* Adding commands 'bm2' and 'saucy3' developed by Hadi Katebi, Igor Markov, and...Alan Mishchenko2013-07-013-0/+3614
* Updating new mapper.Alan Mishchenko2013-06-291-4/+5
* Adding timeout to command 'ind'.Alan Mishchenko2013-06-282-8/+22
* Data-structure experiment.Alan Mishchenko2013-06-271-4/+4
* Unifying representation of mapping in GIA.Alan Mishchenko2013-06-253-9/+118
* Improving integration of the 'if' mapper with GIA.Alan Mishchenko2013-06-251-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-10 01:11:47 +0000