index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
aig
/
gia
/
giaIf.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
Changing default parameter in &if.
Alan Mishchenko
2012-11-02
1
-1
/
+1
*
Integrating GIA with LUT mapping.
Alan Mishchenko
2012-10-25
1
-2
/
+2
*
Added hierarchical BLIF output for mapping with LUT structures (write_blif -a...
Alan Mishchenko
2012-10-24
1
-2
/
+3
*
Integrating GIA with LUT mapping.
Alan Mishchenko
2012-10-24
1
-19
/
+41
*
Integrating GIA with LUT mapping.
Alan Mishchenko
2012-10-24
1
-321
/
+424
*
Renamed reference counting APIs in GIA package.
Alan Mishchenko
2012-10-02
1
-2
/
+2
*
Replacing Mb/Gb to be MB/GB.
Alan Mishchenko
2012-07-09
1
-1
/
+1
*
Updating project settings to have simpler include paths.
Alan Mishchenko
2012-07-07
1
-3
/
+3
*
Changing 'if' to allow for delay optimization on sequential paths only.
Alan Mishchenko
2012-05-20
1
-1
/
+2
*
Silencing some of the gcc warnings.
Alan Mishchenko
2012-02-16
1
-1
/
+1
*
Major restructuring of the code.
Alan Mishchenko
2012-01-21
1
-7
/
+7
*
Fixed a number of small bugs and memory leaks.
Alan Mishchenko
2011-03-27
1
-0
/
+4
*
initial commit of public abc
Alan Mishchenko
2010-11-01
1
-0
/
+529