Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Updated T65 CPU core from https://svn.pacedev.net/repos/pace/sw/src/component... | Mike Stirling | 2011-07-29 | 2 | -9/+22 |
* | Work in progress. Added PS/2 keyboard interface, hardware debugger. Interru... | Mike Stirling | 2011-07-29 | 9 | -85/+967 |
* | Boots to "BBC Computer" message with dummy keyboard and interrupts disabled (... | Mike Stirling | 2011-07-25 | 4 | -51/+437 |
* | Register 6522 reads so that data is available outside of "phase 2" cycles, ot... | Mike Stirling | 2011-07-17 | 1 | -31/+34 |
* | Work in progress: Added MOS6522 from www.fpgaarcade.com. Added simple_uart c... | Mike Stirling | 2011-07-17 | 6 | -18/+1613 |
* | Fixed SRAM routing logic | Mike Stirling | 2011-07-16 | 4 | -20/+43 |
* | Added top-level, PLL, MOS ROM and CRTC. CRTC seems to behave strangely altho... | Mike Stirling | 2011-07-16 | 8 | -0/+1407 |
* | Initial commit. Some modules imported from experimental 6502 platform. Proj... | Mike Stirling | 2011-07-12 | 10 | -0/+3575 |